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Broadband components for microwave and millimeter-wave RF front ends enable increased
exibility and functionality, such as using one front end for multiple electronic warfare frequency
bands or using frequency scanning to electronically steer the main beam of a radar array. This
thesis explores the usefulness of a sequential copper deposition, microfabrication process known as
the PolyStrataTM process for broadband passive elements in two frequency ranges: 4-18GHz and
130-180GHz.
The 4-18GHz band research focuses on taking advantage of the low loss, low dispersion,
high isolation, and relatively high power handling capability of the PolyStrataTM process by en-
abling passive parts of a MMIC to be moved o chip, thus saving expensive semiconductor wafer
area. Specically assembly structures referred to as sockets, inductors, and bias tees are designed,
fabricated, and tested as a means of hybridly integrating MMICs, SMDs, and PolystrataTM lines.
Measured data is in agreement with full-wave simulations and shows that PolyStrataTM integration
introduces minimal parasitics and is therefore an attractive packaging technology.
The 130-180GHz band research focuses on taking advantage of the accuracy and tight toler-
ances of the PolyStrataTM process to make frequency-scanning, traveling-wave, slotted waveguide
arrays at G-band using a WR-05 compatible PolyStrataTM waveguide. The array achieves scanning
greater than 1/GHz, and more than 20 steering with less than 15% fractional bandwidth. The a
20-element slot array has a beamwidth of 6.3 near the center of the band (150GHz). The array
is 2 cm in length, has a mass of approximately 0.063mg, can be connected to standard waveguide,
and is scalable to a 2-D array.
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Chapter 1
Introduction
The topic of this thesis is broadband microfabricated microwave circuits in the 4-18GHz
frequency range and millimeter-wave scanning antennas at G-band (130-180GHz). The lower
frequency components have applications in electronic warfare and for RF front ends where multiple
applications can be served by the same hardware. Figure 1.1 shows a microfabricated broadband
power amplier in which the passive part of the circuit is implemented in micro-coaxial lines which
have the following advantageous properties over standard technology:
(1) low loss (measured 0.1dB/cm up to 40GHz [1, 2]),
(2) low dispersion (TEM mode dominant up to 400GHz for 250-m diameter 50-ohm lines
[3, 4]),
(3) wide range of characteristic impedances (8-120 ohms [5]),
(4) very high isolation (-60 dB for lines sharing a common shield wall [2, 6]), and
(5) relatively high power handling capability (53W at 2.5GHz [5] and more recently 100W
CW at S-band [7]).
For broadband transmitters, power combining networks need to have low loss and low disper-
sion, as well as the ability to be integrated with active devices while maintaining low parasitics. In
addition, a MMIC generally has less than 5% of its area dedicated to active components, as shown
in Figure 1.2 [8]. Therefore, the integration of passive components realized in the PolyStrataTM
2Figure 1.1: Photograph of a 6mm GaN power die composed of two 3mm strings. The input signal
is divided in PolyStrataTM , then fed to each string on the die separately. The combined output
then leaves the die and goes back to the PolyStrataTM environment.
process with active devices from wafers that can cost in excess of $30,000 represents a substantial
step forward in circuit design, both in how eectively the wafer's area is used and in how well the
composite circuit performs, since rectangular coaxial lines in the PolyStrataTM process have lower
loss, lower dispersion, and higher isolation enabling higher packing densities than either microstrip
or CPW.
Figure 1.2: A wide-band power MMIC whose transistors are highlighted in red. Only 2% of the
chip's area (8mm x 8mm) is occupied by the active devices.
To meet the technical goal of migrating passive components o of MMICs operating from
4-18GHz, the research presented in this thesis addresses design of assembly structures for active
3and passive component integration, monolithic high current handling inductors for biasing, and
o-chip broadband bias lines enabling reduction of overall chip size.
Reduction in overall size for RF front ends can also be done by moving higher in the frequency
spectrum. In the 130-180GHz band, the size and weight (mass) of microfabricated waveguide
components is very small and ideally suited for spaceborne applications. The application motivating
the G-band work in this thesis is a landing radar for planetary missions [9, 10], as shown in the
conceptual drawing of Figure 1.3.
Figure 1.3: Conceptual drawing of how future planetary explorers may be delivered via a deploy-
ment system known as the \Sky Crane" [10].
Though such a radar would have limited application on Earth due to atmospheric absorbtion
as shown in Figure 1.4, many planets (Mars in particular) do not have a signicant atmosphere,
and thus the band is not heavily attenuated. At millimeter-wave frequencies, coax would become
4Figure 1.4: Zenith opacity, which relates to atmospheric attenuation as reported by Klein and
Gasiewski [11].
too lossy, but waveguide can be fabricated in the same high accuracy process used for the coaxial
lines of Figure 1.1. A few examples of G-band microfabricated waveguide components are shown
in Figure 1.5. Since there are few active solid-state devices that operate in this frequency range,
a standard phased array antenna with phase shifters is currently not possible due to lack of phase
shifters with acceptable loss. Therefore, the approach taken in this work for beam steering is
traveling-wave, frequency scanned, slotted waveguide arrays.
1.1 PolyStrataTM Microfabrication Technology
The PolyStrataTM process involves sequential deposition of copper layers and photoresist on
an optically-at surface, typically a silicon wafer. In the case of rectangular coaxial lines, the inner
conductor is supported by dielectric straps, while waveguide has no straps. Once all the strata are
deposited, the photoresist is dissolved (\released") through periodic gaps in the copper (\release
holes") leaving an air-lled coaxial line or a hollow waveguide. This process is illustrated in Figure
1.6.
A complicated process such as this has several requirements and guidelines. First of all,
copper layer thicknesses range from 10m to 100m, with gap-to-height and width-to-height aspect
5Figure 1.5: Assorted G-band waveguide components that can be microfabricated in the
PolyStrataTM process. All components are axed to brass to allow mating to standard WR-05
anges. The length of the array in (c) is 1.43 cm.
ratio limits of 1:1.2 and 1:1.5, respectively (the guideline is a 1:1 ratio for both gap-to-height and
width-to-height aspect ratios). Furthermore, any single section of copper should have a footprint
of at least 15000m2, or in the case of a vertical column, a minimum diameter of 150m. In
rectangular coax, the release holes and dielectric straps have a standard periodicity of 700m,
where dielectric straps have a length of 100m and release holes have dimensions 200m x 200m.
In waveguide, top release holes are 200m x 200m, side release holes are 200m x 675m, both
with a periodicity of 500m. The last requirement is that prior to electroplating the copper, a
metallization must rst exist. For many strata, there will be copper in a lower stratum which allows
the electroplating to occur. However, for all copper on strata 1 and often for copper on subsequent
strata, gold \seed" layers must rst be grown to allow the copper to be electroplated. Each gold
seed layer adds complexity to the manufacturing process, and thus potentially reduces the yield
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S5 S6 S7 S8
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Figure 1.6: Graphical explanation of the PolyStrataTM process for a 5-layer micro-coaxial line. In
the rst step photoresist is applied and patterned on the silicon wafer with a mask. Next, a uniform
copper layer is electroplated on the wafer and then planarized. The same steps are repeated to
grow the structure. In order to support the inner conductor, dielectric straps are embedded into
the sidewalls through photopatterning. Steps 1 - 5 are repeated to complete the structure. With
this method up to 15 independent layers can be made. The last step is releasing the photoresist to
complete the fabrication of an air-lled micro-coaxial line [12].
that a fabrication run will have. As such, the location of gold seed layers are to be minimized,
and are often chosen by the foundry. This has the eect of limiting geometry choices which may
impact design, e.g. the conical inductor discussed in Chapter 3 may not be possible and certain
characteristic impedances, discussed below in Section 1.2, may not be available either.
These requirements play roles throughout the designs in this thesis. In Chapter 2, aspect
ratio and minimum footprint requirements limit structural support geometry aecting where the
supports can be placed and to what extent the parasitics (generally capacitance) introduced by
their presence can be minimized. In Chapter 3, the minimum diameter of vertical columns and
aspect ratio requirements govern how thin the inductor windings may be and thus aect inductance.
In Chapter 5, release holes size and periodicity must be accounted for in order to ensure that the
waveguide is functioning as intended.
7Despite the requirements on design, the exibility oered by the PolyStrataTM process en-
ables unconventional thinking by the designer. The outer conductor and inner conductor may be
shaped at will, which enables circuit element design (in Chapter 3) and antenna design (in Chapter
5) which is simply not possible in most any other technology.
1.2 PolyStrataTM Rectangular Coax
Due to its exceptional performance and TEM behavior, rectangular coax has been the stan-
dard transmission line in the PolyStrataTM process. Two dierent build choices are standard for
coaxial lines: a 5-strata build and an 11-strata build, shown in Figure 1.7. For a given 5-strata
conguration, the width of the inner conductor (Wi) and the width of the inside wall of the outer
conductor (Wa) can be varied to change the characteristic impedance of the line. An 11-strata
build may have more exibility in characteristic impedance choice as the strata comprising the
inner conductor can be varied depending on the location of gold seed layers.
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Figure 1.7: Cross section of (a) a 5-strata micro-coaxial line, and (b) an 11-strata micro-coaxial
line. In order to obtain a characteristic impedance of 50
 in the 5-strata design (where strata 2
and 4 are 50m and strata 1, 3, and 5 are 100m) Wi should be 82m and Wa should be 400m.
To obtain a characteristic impedance of 50
 in the 11-strata design (where strata 2, 10, and 11
are 50m and all other strata are 100m) Wi should be 358m and Wa should be 850m.
Figure 1.8 shows a section of 50
 micro-coaxial line along with its physical dimensions. As
described above, the inner conductor is supported by dielectric support straps placed periodically
8along the length of the line. Release holes are present in the outer conductor to allow the photoresist
to be released from the structure in the last step of fabrication.
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Figure 1.8: Physical geometry of a 50
 rectangular micro-coaxial line. Periodic dielectric support
straps support the inner conductor. The outer conductor contains release holes that allow the
photoresist to be evacuated in the nal step of fabrication. The characteristic impedance of the
line is determined by the relative dimensions between the inner conductor and outer conductor.
1.3 PolyStrataTM Waveguide
When designing waveguide in the PolyStrataTM process, the release holes must be placed
in a manner that does not disturb the wall currents, as illustrated by Figure 1.9. These currents,
Js, are found using the equation
#
J = n^  #H, where n^ is the unit normal to the wall. Using this
boundary condition, for a waveguide whose width is given as x, height by y, and length by z, the
current in the top wall (y = b) is given by [13]
#
Js =
 E0
!
e |kgz [kg sin(kcx)z^+ |kc cos(kcx)x^] : (1.1)
The sidewall currents are given by the equation
Jy =  |E0kc
!
e |kgz: (1.2)
9and are directed in the y direction only. From these equations, it can be determined that a vertical
slot in the sidewall and a narrow longitudinal slot down the center of the top wall will not radiate
as they are to the surface current vectors. The resultant waveguide geometry is shown in Figure
1.10. The waveguide cross section is sized to mate to WR-05, and release holes are sized and spaced
according to manufacturing guidelines.
(a)
(b)
Figure 1.9: Illustration of current vectors in a TE10 dominant mode rectangular waveguide and
how non-radiating slots can be placed parallel to those vectors in the waveguide walls to avoid
radiation. Along the sidewalls, the current vectors are only in the y-direction, so slot (a) is placed
vertically. Along the top of the waveguide, the current vectors have no x-direction only at the
centerline of the waveguide, so slot (b) can be made longitudinal along the centerline.
1.4 Previously Demonstrated PolyStrataTM Components
A wide range of passive components have been demonstrated from 2 to 38GHz using PolyStrataTM .
These include
  hybrid directional couplers at 30-42GHz with 0.3 dB insertion loss with a 2 phase imbal-
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Figure 1.10: WR-05 compatible waveguide geometry realized in the PolyStrataTM process.
ance [1, 14],
  coupled lines [1],
  microresonators with measured Q factors up to 829 at 26GHz [2, 15, 16, 17],
  Wilkinson power dividers [18, 19],
  transformers [20, 21, 22], and
  antennas of various types, including patches [23, 24, 25, 26], log-periodic antennas [21, 22,
27], and spiral antennas [28].
The PolyStrataTM process is a low-temperature process, so thus far it is not possible to
fabricate quality resistors or capacitors, so there is a need for hybrid integration with minimal
parasitics so that the broadband nature of PolyStrataTM microcoax can be exploited. Furthermore,
to the best of the author's knowledge, no components above W-band have been demonstrated to
date [21, 28, 29, 30]
Other rectangular coaxial cable micromachining technologies utilize a center conductor that is
supported by posts that short the center conductor to ground [31, 32, 33]. This immediately limits
the bandwidth of any structure designed and also disqualies the lines from handling a DC bias
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voltage. Although not suitable for coaxial lines, the gold-coated, SU-8 photoresist micromachining
process has demonstrated WR-03 waveguide components [34] and may be of future high frequency
interest.
1.5 Thesis Outline
The rst chapters of this thesis give details on several 4-18GHz broadband micro-coaxial
components:
  Chapter 2 presents the design, simulations and measurements of assembly structures in the
micro-coaxial environment for surface mount R, L and C in standard packages, as well as
an example of how an active device can be hybridly integrated with PolyStrataTM lines
  Chapter 3 discusses monolithic inductors that are a high current alternative to surface
mount devices (SMDs)
  Chapter 4 shows how the sockets from Chapter 2 and inductors from Chapter 3 can be
integrated into broadband bias tee networks
Appendix A presents work done on a broadband MMIC traveling wave amplier in the 4-18GHz
range designed in the TQS TQPEDGaAs pHEMT process for possible integration with PolyStrataTM
lines in a 50-ohm environment.
The second part of the thesis focuses on G-band waveguide PolyStrataTM frequency scanned
arrays:
  Chapter 5 presents details on the design and packaging of a traveling-wave, frequency
scanning, broad wall, uniform slot, slotted-waveguide array,
  Chapter 6 presents measured radiation patterns, gain, return loss and scanning of 10- and
20-element arrays.
Finally, Chapter 7 summarizes the contributions of this thesis and discusses some directions
for future work, including W-band micro-coaxial frequency scanned arrays.
Chapter 2
Micro-coaxial Sockets for Passive and Active Surface-mount Devices
2.1 Introduction
This chapter addresses assembly structures referred to as \sockets", illustrated in Figure 2.1,
which can be made in the PolyStrataTM process to accommodate surface-mount devices (SMDs),
discrete active devices, chips, or integrated circuits. Since the PolyStrataTM process is a low-
temperature process, thus far it has not been possible to monolithically integrate resistors, capaci-
tors, or active devices. However, hybrid assembly into carefully designed micro-coaxial structures
allows choice of best available SMDs or actives, while presenting minimal parasitic impedances.
In this chapter, socket design and performance both for passive devices and active devices
are discussed. The PolyStrataTM process is well suited for hybrid integration due to the ability to
shape precisely both the inner and outer conductors, as well as allowing surface-mount technology
(SMT) parts to be placed in series or shunt congurations. One half of of series socket geometry is
shown in Figure 2.1(a) and a series 0303 resistor in a series socket is shown in Figure 2.1(b). The
integration of dielectric straps with the process allows many dierent congurations providing for
mechanical stability of any mounted devices.
2.2 General Design Tips
The rst step of socket design is to select a component geometry. From that geometry,
the surrounding PolyStrataTM coaxial line can be altered in order to accommodate the package of
interest. Examples of packages include standard 0603 (60mils by 30mils), 0402 (40mils by 20mils),
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Figure 2.1: (a) 3-D geometry of one-half of a surface-mount component assembly structure (socket)
in the copper-based, coaxial PolyStrataTM environment. (b) Photo of an 0303 sized die component
mounted in a series socket between two 50
 microcoaxial lines. The inner conductor is 82 by
100m2. The outer conductor's inside dimensions are 400 by 200m2.
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Figure 2.2: Simulated eld distribution in a 50
 line. The arrows show the total E-eld vector.
0303 (30mils by 30mils), et cetera. Details to consider include, but are not limited to, mechanical
stability, line impedance geometry, parasitics, component placement tolerance, and solder or epoxy
placement tolerance. Land patterns detail how component placement and soldering is standardized
for automated processes, but these patterns are larger than what is needed for manual component
placement. A good rule of thumb for manual placement is to have pads for surface mount devices
at least 50-100m larger than the device and to maintain at least 20m gap to avoid bridging
solder or epoxy shorting the device.
The best place to begin design is by analyzing the eld distribution present in the coaxial
line. Two valuable insights can be gained from eld simulations. First of all, knowing the eld
distribution will assist in how modeling is to be accomplished. For example, if a boundary or
excitation is to be used that applies in a circuit model analysis but not in a physical sense, then
that boundary should not be used in an area of large eld distribution. Secondly, knowing the eld
distribution aids in obtaining socket designs that reduce parasitics. In Figure 2.2, one can see that
the eld is weaker around the sides of the line. Applying this knowledge to reducing parasitics leads
one to the insight that altering the sides of the socket will not have as much eect as altering the
top or bottom of the socket due to the relatively low eld strength along the vertical side walls.
Once the eld distribution is known, consideration may be given to structural support and
component stability within the socket. Ideally, one would like the surface-mount component to be
in line with the center conductor as shown in Figure 2.3, but due to component and solder or epoxy
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placement requirements, that is not always possible. Since the PolyStrataTM lines are generally
small compared to components, consideration must be given to the fact that the component may
be considerably wider than the center conductor and thus need lateral stabilization, an example
of which is labeled \structural support" in Figure 2.1(a). These structural supports are possible
because of the straps, since they can provide electrical isolation between the inner conductor and
the structural support (ground potential).
2.3 Sockets for Passive SMT Components
The coaxial lines are closed structures, so a nite-element method (FEM) is a natural choice
for analyzing them, and Ansoft HFSSTM was used for the results presented here. The surface-
mount passive sockets are relatively complicated 3-D structures (Figure 2.1), so FEM analysis
is appropriate, but should be used with care due to the open nature of the geometry. In the
simulations, radiation boundary conditions are assigned both above and on the sides surrounding
the device while below the socket there is a silicon substrate with a ground plane underneath (as
the devices were fabricated on silicon for planarization and are measured on a metal probe station).
The SMT component mounted in PolyStrataTM has microcoaxial input and output wave
ports as shown in Figure 2.1(a). For meaningful S-parameter data, the socket needs to be populated
appropriately in the numerical model. An SMT component is pictured in Figure 2.1(b), but its
electromagnetic properties are unknown, since the manufacturer provides only circuit parameters
and outside dimensions. Figure 2.4 shows to scale an 0402 component along with several simulation
options. Due to the relative size of the component, the elds in the socket are strongly aected by
the exact dimensions and materials, so the boundary conditions imposed by dierent simulation
set-ups can have very dierent results. Thus, for a shunt socket a terminating resistance (i.e. 50
)
was simulated in the following various geometries:
  sheet wave port (Figure 2.4(a),(b))
  sheet lumped port (Figure 2.4(a),(b))
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Figure 2.3: Visualization of components mounted at dierent heights within the socket.
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  sheet impedance (Figure 2.4(a),(b))
  sheet resistance (Figure 2.4(a),(b))
  0402 outline with sheet impedance of various widths (Figure 2.4(c))
  0402 volumetric model (Figure 2.4(d))
Once the return loss of the terminated one port device was better than 10 dB from 4-18GHz
for all geometries, the socket was mirrored in order to make a series socket (similar to Figure 2.11b).
This series socket then was checked by placing a short and an open between the two surface-mount
pads. The return loss for the short showed better than 15 dB over the band, while the transmission
for the open showed lower than -40 dB, thus indicating that the elds were highly contained in
the geometry and radiation was minimal as conrmed by examining the radiation pattern and
eciency.
In order to compare simulation to experimental data and assess what method gives best
agreement, PolyStrataTM -based TRL calibrations standards were designed. The frequency range
is calibrated with two dierent line lengths which cover 2-7GHz and 7-22GHz. The calibration
standards include transitions from CPW probes to the microcoax, referred to as launches, and
described in detail in [35]. The calibration places the reference plane at the edge of the socket
in Figure 2.1(a). Shunt and series sockets were then manufactured in a 5-strata process and the
following SMT components were mounted using silver epoxy (Epoxy Technology H20E):
  series 50
 0303 resistor
  shunt 50
 0402 resistor
  series 3 pF and 82 pF capacitor (Dielectric Labs)
  shunt 3 pF and 82 pF capacitor (Dielectric Labs)
  shunt 75
 0402 resistor
18
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Figure 2.4: Four dierent geometries for hybridly integrated SMT sockets. In (a)-(c), the resistor
or capacitor are modeled with a sheet impedance. (d) has the advantage of being 3-D and thus
more representative of the actual component, however, since physical descriptions are not available
an appropriate model is dicult to determine.
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  series 1.2 nH inductor
  series 0
 0402 resistor
This work discusses measurement and analysis for the rst three cases as examples which illustrate
most completely and concisely the results.
A 50
 resistor was chosen as a good test case, with an expected insertion loss
IL = 10 log
jS21j2
1  jS11j2 = 3dB (2.1)
and return loss 9.54,dB. As seen in Figure 2.5, the 0303 resistor in series behaves almost exactly
as a theoretical 47
 resistor (within the tolerance of the actual resistor), which has a return
loss of 9.90 dB and an insertion loss of 2.88 dB. As mentioned before, the 7GHz crossover point
calibration between the low and high frequency line standards is evident, and the data shows that
the calibration for high frequency was a bit better than it was for low frequency.
In order to determine the parasitics that are present in the design, the component values of
a physics-based, equivalent-circuit model of a shunt-congured, surface-mount resistor are t using
measured results. The nal circuit model is shown in Figure 2.6, and the performance is shown in
Figure 2.7.
With condence in the simulation methods, a model was needed for a capacitor. Given the
broad bandwidth of the design, a Dielectric Labs \Ultra Broadband" capacitor (Millicap R) was
selected. Since this component had no published s2p le, the device was placed in a series socket
and measured. Once measured, simulations were done to do a best t to the actual performance of
the device. Various models were tested including volumetric and sheet models, but in the end the
model that worked best was a sheet impedance with PEC shields above and below it to minimize
the eect of the boundary conditions that the sheet impedance imposes.
2.4 Sockets for Active Devices
The PolyStrataTM process also allows integration with active devices. Depending on the
type of integration, e.g. ip-chip or wire-bond, dierent \active sockets" are designed in order to
20
Figure 2.5: Simulated, measured, and ideal performance of a series, 50
 resistor in a 50
 line.
The insertion loss is approximately 3 dB, and the return loss is approximately 10 dB for all three
cases.
Figure 2.6: Equivalent circuit model for a 50
 resistor in a shunt socket.
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Figure 2.7: Comparison between measurement and circuit simulation for an 0402 50
 resistor
assembled in shunt in a 50
, micro-coaxial line.
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compensate for parasitics. For the 50
 characteristic impedance, the active socket design was to
mate the coaxial lines to a ip-chip assembly of a distributed amplier gain block comprised of
a 600m gate periphery GaN HEMT MMIC on a 100m thick SiC substrate [36]. The design
shown in Figure 2.8 includes a pair of two-wire bias lines for the gate and drain biases, and 50

input and output ports. The return loss is better than 40 dB and jS21j is better than -0.05 over the
entire design band 4-18GHz. The comparison of the measured small-signal performance of the chip
both on wafer and in the PolyStrataTM process (Table 2.4) conrms that there is no degradation
in performance when the active device is hybridly integrated into the monolithic microcoaxial
environment over the region of the band for which the 1-10GHz active device overlaps. The chip
was designed and measured by Robert Actis at BAE, Nashua, NH.
Figure 2.8: A top-down view of a complete assembly structure for a ip-chip integrated active
device input and output matched to 50
. The RF input line is expanded and cut-away to show
the geometry of the line and active socket.
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Table 2.1: MMIC performance as measured both on wafer and mounted in a PolyStrataTM active
socket
4GHz 6GHz 8GHz 10GHz
jS11j on wafer -18.48 dB -30.05 dB -12.69 dB -9.59 dB
jS11j in PolyStrata -17.27 dB -29.51 dB -12.07 dB -8.86 dB
Magnitude Dierence 0.018 0.002 0.017 0.029
jS21j on wafer 10.27 dB 9.2 dB 10.88 dB 7.07 dB
jS21j in PolyStrata 10.55 dB 9.58 dB 11.13 dB 7.27 dB
Magnitude Dierence 0.093 0.129 0.102 0.053
2.5 Sockets in Non-50
 Environments
When expanding this technology into non-50
 environments, several diculties arise. First,
parasitics become even more important. Take for example a bond wire of length 0.25mm connecting
two pieces of transmission line. The bond wire will have an inductance of about 0.25 nH, which at
18GHz introduces about 28
 of parasitic reactance. Comparing return loss in a 50
 environment
to that in a 12.5
 environment, the lower impedance suers about 10 dB return loss over the entire
band. A comparison of jS11j and jS21j for the two dierent characteristic impedances is shown in
Figure 2.9.
With this challenge in mind, an active socket design in 12.5
 was done. Two approaches
became clear due to dierent restrictions on manufacturability. The rst is to choose a dierent
geometry that works around fabrication constraints of aspect ratio by bonding the active device
not to the top strata (strata 11) of the PolyStrataTM structure, but to strata 10, just below the
top. This geometry and its associated results are shown in Figure 2.10. This shows that the
transmission, 20 log jS21j, is better than -0.1 dB across the band of 4-18GHz, while the return loss
is better than 15 dB over the same band.
The second geometry was chosen for better bondwire manufacturing compatibility, main-
taining the transition on the top layer of PolyStrataTM . Here, the fabrication aspect ratio is the
limiting factor, and the performance is as shown in Figure 2.10. Although the performance is not
as good as the previous geometry, the transmission, 20 log jS21j, is better than -0.8 dB across the
24
Figure 2.9: Eect of a 0.25mm long bondwire (0.25 nH inductance) in series between two trans-
mission lines on jS11j and jS21j in a 50
 (blue) and 12.5
 (red) system. This illustrates the care
that must be taken when using a low impedance environment in design.
band of 4-18GHz, while 20 log jS11j is better than 5 dB over the same band.
2.6 Conclusions and Contributions
In summary, this chapter presents methods for hybrid assembly of standard surface-mount
components into the PolyStrataTM microcoaxial environment. It is shown that the electrical charac-
teristics such as return loss and insertion loss can be kept at acceptable levels even in low-impedance
environments. In a 50
 coaxial environment, the added insertion loss is between 0.05-0.12dB in
the frequency range 4-18GHz. The hybrid integration allows choosing high-quality transmission
lines such as microcoax and high-performance surface mount lumped elements (e.g. capacitors and
resistors) as well as MMICs and integrating them for best overall electrical performance. This work
is the basis for the results reported in [8, 5, 37].
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Figure 2.10: (a) Geometry for conventional wire bonding to the top of the structure. The minimum
gap is based on lithography requirements. (b) Alternate geometry for bonding to a lower layer.
Choosing (b) over (a) reduces return loss from 20 dB to 30 dB, and reduces jS21j from 0.05 dB to
0.02 dB.
Figure 2.11: An illustration of the marked dierence between the geometry of a 12.5
 socket (a)
and a 50
 socket (b). While the gap size for (a) is small enough that it can aect ease of manu-
facturability, it is required to minimize eld disturbances and thus reections when transitioning
to a surface-mount device.
Chapter 3
Inductors
3.1 Introduction
At microwave frequencies, inductors with inductance values above a few nH are dicult to
realize due to capacitance between windings. A rst-order equivalent circuit of a realistic inductor
is shown in Figure 3.1(a). Above the self-resonant frequency, fr =
1
2
p
LC
, the inductor reactance
is capacitive. The losses (Rs) contribute to a decrease in quality factor, Q. PolyStrata
TM inductors
oer reduced capacitance (air is the only dielectric material in contact with the windings), increased
current handling, and are 3-dimensional. The same rst-order equivalent circuit can be used to
model both categories of inductor: spiral and solenoid.
Spiral inductors are available as surface mount devices [42, 43] as shown in Figure 3.1(b),
but are primarily used in integrated circuits like Figure 3.1(c) due to their compatibility with IC
processes due to their 2-dimensional nature. However, since they are fabricated on a substrate, they
have a considerable capacitance between windings owing to the dielectric constant of the substance
on which they are fabricated. They also require large footprints to achieve useful inductance values.
Some IC processes do not allow the inductors to be round, so the inductors are often square. As
the RF current ows, it experiences a phenomenon called current crowding at the bends due to
the skin and related eects. In addition to quasi-static conductor and dielectric substrate losses,
current crowding contributes to additional conductor losses. The inductors are fabricated using
the metal layers of the IC process. This places a limit on the cross section of the metal traces,
corresponding to a limit in the current handing these inductors can safely handle. A commercially
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Figure 3.1: (a) Illustration of a basic circuit model for any inductor. (b) Commercially available
spiral inductor in a surface-mount package [38] (c) Spiral inductor integrated in GaAs (d) Micro-
fabricated, integrated, solenoid inductor made using etching techniques [39] (e) Micro-fabricated
solenoid inductor that attaches to bonding pads on top of an IC [40] (f) 3-dimensional inductor
fabricated to be compatible with an IC [41]
available GaAs process, for example [44], has thicknesses for Metal 1, 2, and 3 of 2m, 2m, and
5m, respectively. Thus for an inductor using Metal 1 and Metal 2, the minimum thickness of
metal will be 2m, which handles considerably less current than a line of 100m thick copper.
Solenoid inductors include the classical wire-wound, ferrite-core inductor. At RF, they are
realized in three basic ways: wire-wound chip (SMD) inductors, trench inductors, and microma-
chined inductors. Wire-wound inductors are the most common variation and nd usage anywhere
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that an SMD can be used. Since they are comprised of wires instead of thin metal strips, they
can handle appreciably more current. Trench inductors, illustrated in Figure 3.1(d) are a means
of fabricating solenoid inductors on a chip that is compatible with the etching processes required
to make the trench. Like spiral inductors, they use very thin copper traces and are on a substrate
which decreases their current handling and increasing the inter-winding capacitance. Microma-
chined inductors are the third class. They are often envisioned as a bridge between wire-wound
chip and spiral inductors. Most often they are connected to pads on the chip, as shown in Figure
3.1(e), though other fabrication techniques exist where structural support is given via the chip
itself, Figure 3.1(f).
Inductors micro-fabricated in the PolyStrataTM process can be either solenoid (3D) or spiral
(2D) as shown in Figure 3.2. Furthermore, due to the structural support of dielectric straps, the
spiral need not be placed on the substrate for structural support, but rather can be suspended in
air. PolyStrataTM inductors are discussed in more detail in Section 3.3.
3.2 Inductance and Q Factor
Inductors are characterized by their inductance, value of Q, resonant frequency, current
handling, and size. Inductance and Q found in datasheets are measured at a given frequency well
below resonance (e.g. 600MHz, 900MHz). In most of the existing literature, the inductance (L)
and the quality factor Q are found using
L =   1
!  =(Y11) (3.1)
Q =
=(Y11)
<(Y11) ; (3.2)
where Y11 is the input admittance of the inductor when measured in series as a 2-port measurement.
These equations, however, can result in misleading values. Figure 3.3 shows that the inductance
evaluated from Equation 3.1 for an experimental component is a strong function of frequency, which
does not correspond to standard inductor the denitions
V = |!LI (3.3)
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Figure 3.2: (a) Solenoid inductor in the PolyStrataTM process. This inductor is discussed in more
detail below. (b) A spiral inductor in the PolyStrataTM process. This inductor on low-resistivity
silicon was simulated to have an inductance of 0.5 nH, a Q of 3, and a resonant frequency of
69.3GHz.
and
V = L
@i
@t
: (3.4)
The equation makes sense considering the reactance of a simple parallel inductor and capacitor,
X =
1
  |!L + |!C
; (3.5)
at low frequency when the equation simplies to |!L, but at resonance and above, Equation 3.1
is no longer valid. By denition, the Q is used to describe the behavior (i.e. the energy stored
in the reactance per cycle divided by the amount of energy dissipated by the resistance per cycle)
at resonance. However, Equation 3.2 yields a value of 0 at resonance, since the capacitive and
inductive reactance cancel.
A better approach then is presented by Kuhn [45] and is adapted here. The underlying
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Figure 3.3: Extracted inductance and Q found using standard literature equations from measure-
ments of a 3-turn PolyStrataTM inductor.
concept is that although the lumped-element equivalent model can vary signicantly, the overall
behavior of an inductor to a rst order approximation consists of three elements, an inductance in
series with a resistance, with a capacitor parallel to that combination, Figure 3.1(a). In this case,
inductance can be expressed as a frequency independent value. Furthermore, with the resistance
known, a more standard denition of Q can be used:
Q =
!L
R

resonance
: (3.6)
The procedure to calculate these values is as follows:
(1) Convert S-parameter data into admittance data.
(2) Use Equation 3.1 to nd apparent inductance, Lapp.
(3) Find Ls from the low frequency value of Lapp.
(4) Find fres as the frequency where Lapp transitions from positive to negative.
(5) Compute Cp from Ls and fres.
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(6) Find the impedance ZRL(!) by subtracting Cp from admittance data and then converting
admittance data to impedance.
(7) Express ZRL(!) as the series combination of Rs and Ls.
(8) Evaluate Q as Q = !L=Rs.
Contrasting this approach with the standard equations used to describe inductors, the induc-
tor of 3.3 has an inductance of 1.42 nH, and a Q at resonance of 35.6. The calculated impedance
of the inductor closely matches the measured reactance, as illustrated in Figure 3.4, and the Q has
a non-zero, and thus meaningful, value at resonance.
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Figure 3.4: Measured Q (expressed as !L / Rs), reactance and equivalent reactance of extracted
inductance for the same 3-turn PolyStrataTM inductor as Figure 3.3. In this case, Q is not 0 at
resonance (vertical line) and inductive reactance is a function of frequency while inductance is not.
3.3 Air-Core Solenoid Inductors in the PolyStrataTM Process
The PolyStrataTM process enables both solenoid inductors, Figure 3.2(a), and spiral induc-
tors, Figure 3.2(b). However, since the bottom strata is generally thick, and due to the eect of
the substrate on parasitic capacitance, solenoid inductors are preferred. While the spiral could
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be moved to a higher strata and supported with dielectric straps, or the entire structure could be
released from the substrate and an alternate means of support proved, the height of the strata in
general will be a limitation on the inductance due to the large cross-section due to the height of
the strata. This means that primary limitation of the spiral inductor will be size (due to aspect
ratio requirements which are discussed in Section 3.6), as increasing the number of turns increases
both the length and width of the footprint, as opposed to just the solenoid which increases only
the length.
The focus of this work then became 3-dimensional solenoid inductors, and attention was
turned to geometry specics. Several dierent geometries can be fabricated in the PolyStrataTM
process, as shown in Table 3.1. With coils parallel to attempt to maximize ux linkage, the coils
can be made thin to increase inductance (Table 3.1, Style-2) or thick to increase current handling
(Style-4). The exibility of the PolyStrataTM process enables an exotic geometry called a conical
inductor, illustrated in Table 3.1 as Style-5. This inductor theoretically acts as a broad-band
RF choke made of several dierent inductors of dierent values in series. The narrow end of the
inductor corresponds to small inductor values (with a higher resonant frequency) while the larger
coils correspond to larger values of inductance. This could also be extended to a biconical inductor,
where the goal would be that parasitic capacitance between coil windings could be reduced by
having the windings at dierent diameters, increasing the resonant frequency at the expense of
inductance due to a drop in cross sectional area, or simply altering coil winding cross sections, as
shown by Style-6.
It has been found that the lowest parasitics for PolyStrataTM air-core inductors occur when
the vertical columns are round and the columns are oset, Style-7 in Table 3.1. Another advantage
to this inductor geometry is that the inductor is compatible with a PolyStrataTM run of any number
of layers, so it is the most general. Conical inductors, which can conform to the oset, round vertical
column constraints, are worthy of further exploration, but have drawbacks including increased gold
seed layer required (discussed further in Section 3.6) and more complicated means of minimization
of parasitics.
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Table 3.1: Simulation results for various inductor types in an 11-strata process.
Style L (nH) fres Q Comments
(1) spiral
inductor
on silicon
substrate
0.5 69.3 3
signicant size
contrast with
low inductance
value
(2) square
post, Z-
turn, thin
windings
4.5 10.5 96 base design
(3) square
post, Z-turn,
medium
windings
3.8 10.75 130
increased wind-
ing capacitance
maintains fres
as inductance
drops
(4) square
post, Z-
turn, thick
windings
3.3 10.75 170
increased wind-
ings continues to
lower resistance
and improve
current handling
(5) round
post, conical
inductor
4.3 9.7 31
conical inductor
test
(6) round
post, nonuni-
form height
windings
3.6 10.7 35
variation of pre-
ferred design to
increase fres
(7) round
post, zig-
zag turn,
medium
windings
4.5 10.0 38
preferred design
in PolyStrataTM
The coils are constrained in height by the specics of the strata details of the run, which was
limited to 5 for all further design, but the area can be increased by making the turns very wide as
illustrated in Table 3.2 Style-2. The excess width, however, causes an increase in capacitance as
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well which results in an excessive decrease in resonant frequency.
Though a 5-strata design is more limited than an 11-strata design, an exotic inductor once
again was postulated and simulated as shown by Table 3.2, Style-3. This design is an adaptation
of a transmission line equivalent circuit model. The common model is that of Figure 3.5(a) where
a single inductance and capacitance is shown along the signal section of the transmission line. A
more accurate model, however, is that of Figure 3.5(b), where inductance is found both in series
with the signal and the ground. Since the PolyStrataTM process does not have a pre-dened
way of grounding (e.g. a ground plane in microstrip), the ground can be shaped and modied
as desired. Conceptually, then, the PolyStrataTM process allows the ground to be congured as
another solenoid inductor, Figure 3.6, increasing the overall inductance of the element.
Table 3.2: Inductor comparison table for inductor designs in a 5-strata process.
Style L (nH) Fres Q Comments
(1) 3-turn
nominal
design
1.4 19.6 19.6
good balance be-
tween size, res-
onant frequency,
and inductance
(2) 3-turn ex-
tra wide
2.1 11.8 17
lowered Q and
marked decrease
in resonant fre-
quency due to
increased para-
sitics
(3) 3-turn
double in-
ductor
4.5 10.5 2.6
idea based on
transmission
line theory
For reliability, the conventional design shown in Table 3.2, Style-2 was chosen as the primary
geometry, and the number of turns could then be addressed, as Figure 3.7 shows. The number
of turns was varied from zero (strip inductor) to 10 turns, and a determination of inductance, Q,
and resonant frequency was made. Figure 3.8 shows that as expected, as the number of turns
goes up, the inductance increases and the resonant frequency decreases. Figure 3.9 shows that for
inductors of two turns and above, the quality factor does not vary signicantly. From these results,
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(b)
Figure 3.5: (a) Lumped element equivalent circuit for a lossless transmission line. (b) Alternate
lossless transmission line circuit illustrating how ground path can have eects on line characteristics
and performance.
Figure 3.6: Illustration of a potential new type of inductor. This inductor is derived from the
transmission line model of Figure 3.5(b) where inductance is presented not only in series with the
signal line, but also in series with the ground line, theoretically doubling the value.
the 3-turn inductor was chosen as the base geometry, as its inductance and resonant frequency are
comparable to a commercially available inductor for comparison. Once the number of turns was
xed, the design could be nalized by determining the best turn to turn spacing, overall length,
and turn width to achieve a reasonable Q, and more importantly a resonant frequency between
4 and 18GHz that would allow the inductor to be characterized around its resonant frequency
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within the bands that the wafer calibration would support. Additionally, since the purpose of the
inductor is as an RF choke, a parallel resonant circuit inline with a transmission line accomplishes
this functionality well.
(a) (b)
(c)
Figure 3.7: Three geometries simulated while varying an inductor's number of turns to determine
the best geometry for fabrication: (a) 0-turn inductor, (b) 2-turn inductor, (c) 10-turn inductor.
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Figure 3.8: This gure is a graph of resonant frequency and inductance results for the HFSS inductor
turns study. Given a calibration frequency range of 4 - 18GHz, the 3-turn inductor was selected
for its compact size, resonant frequency near the frequency range, and characteristics similar to a
commercially available SMT inductor for comparison.
37
0 1 2 3 4 5 6 7 8 9 10
0
2
4
6
8
10
12
Number of Turns
Q
Figure 3.9: Resonant frequency Q factor results of the HFSS simulations of inductors varying from
0 to 10-turns in the PolyStrataTM process.
3.4 Fabricated Inductor Results
Though a 3-turn inductor would serve as the primary geometry, three dierent inductors
were fabricated, a 3-turn inductor, a 1-turn inductor, and a 0-turn or strip inductor, as shown in
Figure 3.10. Similar to the 3-turn inductor, the 1-turn inductor was adjusted to obtain a resonant
frequency between 4 and 18GHz. The 0-turn inductor was fabricated in order to compare with
analytical solutions for a strip inductor [46].
The inductance of the 3-turn and the 1-turn inductor were both slightly less than the 1.7 nH
of inductance found by simulation, but as shown in Figure 3.11(a) the inductances are repeatable
around 1.4 nH, an error of about 10%. The 0-turn inductors are also below their simulated in-
ductance of 1.2 nH, reinforcing this trend of dierence. The resonant frequencies, shown in Figure
3.11(b), follow simulation quite well. The 0-turn inductor is not shown, as its resonant frequency
is above the highest measurable point (22GHz). The 1-turn inductors the simulated resonant fre-
quency is 13.55GHz, and the average measured resonant frequency is 13.69GHz for an error of 1%.
Similarly, simulated resonant frequency for the 3-turn inductor is 12.38GHz and the average mea-
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sured resonant frequency is 12.39GHz for an error of about 0.08%. Since the measured inductance
is lower, this would indicate that the equivalent parasitic capacitance in measurement is slightly
larger than that in simulation.
The Q values for the inductors are substantially dierent, however. Simulation showed Q's
around 10, where Figure 3.12 shows measured Q values between 30 and 45. This is interesting
considering the dierence between inductances, but since that the losses in the inductors are very
small and found in the denominator of Equation 3.6, a small dierence in simulated and measured
loss can cause large dierences in quality factor. Table 3.3 provides a statistical summary of the
measured and simulated performance.
Table 3.3: Summary of simulated and measured performance for 0-, 1-, and 3-turn inductors.
Parameter Number of Simulated Measurement Standard
Turns Value Average Deviation
Inductance
0-turn 1.16 nH 0.98 nH 0.061
1-turn 1.65 nH 1.36 nH 0.051
3-turn 1.70 nH 1.43 nH 0.047
Resonant Frequency
0-turn 30.0GHz > 22GHz n/a
1-turn 13.6GHz 13.69GHz 0.051
3-turn 12.4GHz 12.39GHz 0.036
Q
0-turn 6.33 n/a n/a
1-turn 9.60 34.60 3.82
3-turn 12.9 34.02 5.28
3.5 Current Handling
One of the major shortcoming of all RF inductors is the current handling capability, also
called ampacity. In order to maintain low parasitics and high resonant frequencies, ampacity is
almost always sacriced. The inductors fabricated in the PolyStrataTM process have inductance,
Q factor, and resonant frequencies comparable to commercially available SMT inductors; however,
where a 1.2 nH SMT inductor has a current limit of 2.1A [47] the current limit of PolyStrataTM
inductors is much, much higher.
Neglecting the interconnect and circuit external to the inductor, the inductor can be treated
as a wire when calculating ampacity. Though many rules of thumb exist (e.g. 4A=mm2 for insulted
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wire and 6A=mm2 for wire in air, or diameter (in inches) 4869:48  d2 for magnet wire [48]), most
commonly a table is used to determine how much current a wire can handle, often for a given
temperature rating, as is the case with the National Electrical Code (NEC) Table 310.16 [49].
For bondwires and other wires whose diameters are not found in the NEC table, some man-
ufacturers use military specications to derive ampacity [50]. Section 3.5.5.3 of MIL-M-38510 [51]
prescribes that for wires not in thermal contact with a substrate (i.e. inductors), the current should
be limited by the equation
I = Kd3=2; (3.7)
where I is the maximum allowed current, K is a material and length dependent constant, and d is
the diameter (or equivalent diameter) of the wire. When taking into account a square cross section,
Figure 3.13 can be created to predict behavior. The design goal of the inductor was to handle 2.5A
of current. The inductors tested were 5-strata inductors, whose windings were 100m by 100m
or 150m diameter columns. From Figure 3.13, one would expect that these inductors will handle
almost 12A of current, however, the lines are only 82um by 100um (cross section equivalent to
90m), so they should handle 5.2A of current. Testing revealed that these inductors in fact did
handle in excess of 5.0A, a safety margin of 2 over the design goal of 2.5A and more than double
a commercially available SMT inductor (2.1A [47]).
3.6 Limitations of the PolyStrataTM Process
The PolyStrataTM process has a few limitations. First of all, since the copper must be grown,
a seed layer must exist below all copper. While not a limitation, per se, as the number of gold seed
layers increases, the complexity of the manufacturing increases, and the yield of the build decreases.
While this does not mean that a build cannot be accomplished, it is possible for delamination to
occur, and in turn entire sections of the inductors then wash away during the photoresist evacuation
phase of manufacture. Another limitation is aspect ratio, both for gap and for copper. Aspect ratio
is essentially a minimum width requirement. For example, if a strata has a height of 50m, and
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the aspect ratio requirement is 0.9 for copper, the minimum width of copper must be at least
50m  0:9 = 45m. This requirement means that when making an air-coil inductor, the top and
bottom of the inductor will be limited to a minimum cross section, which may interfere with design
constraints. The primary limitation of the process so far as inductors are concerned is the minimum
area requirement. This requirement means that although the aspect ratio requirement may be met,
a structure may not be acceptable because there is not enough of a copper footprint. An example
which encompasses all of these limitations is the conical inductor, shown in Figure 3.14. In this
case, because the air-core inductor has windings on many strata, many gold seed layers would be
required. Each horizontal section of the inductor is limited in minimum cross section not only by
the height of the strata, but also the aspect ratio which governs the minimum width of the section.
Finally, each of the sides of the air-coil inductor need not only be at least 100 x 100m to satisfy
aspect ratio, they need to be larger than that to satisfy a minimum area requirement (e.g. 150m
diameter instead of 100m diameter). While the rst limitation increases the simplicity of the
design, it is not a requirement, only a best practice limitation. The latter two limitations although
limiting the inductance achievable eectively ensure that any given PolyStrataTM inductor will
have high DC current handling due to a relatively large cross section.
3.7 Conclusions and Contributions
The primary contribution of this chapter is the design and demonstration of coil inductors
made in a 3-D air process, allowing low parasitic capacitance and a variety of inductor geometries.
The inductors handle record current levels of 5A for their inductance, quality factor, and size.
Furthermore, these inductors add an extra aspect to the PolyStrataTM design toolbox, enabling
lumped matching elements and bias tees. This work is the basis of results reported in [37].
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0-turn inductor
1-turn inductor
1-turn inductor 
with dielectric 
support straps
3-turn inductor
3-turn inductor 
with dielectric 
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50-ohm line
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2 mm
Figure 3.10: Photograph of fabricated inductors on a silicon wafer. Dielectric straps were added
to determine if their role as potential structural support for considerably longer inductors (e.g. 10
turns) would be feasible. The 1-turn inductor geometry was adjusted to allow characterization of
resonant frequency within the 4 - 18GHz frequency range.
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Figure 3.11: A bar graph displaying the variance in (a) inductance for three dierent cases of
PolyStrataTM inductors and (b) resonant frequency for two dierent cases of inductors (the 0-turn
resonant frequency was higher than the measurable range). The inductance values are about 10%
lower than predicted by simulation, while the measured resonant frequencies are well within 1% of
simulation.
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Figure 3.12: A bar graph displaying the variance in resonant Q for measured 1-turn and 3-turn
inductors. The 0-turn inductor variation is not included as the resonant frequency was above the
maximum measured frequency, so Q at resonance could not be measured.
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Figure 3.13: Current capacity (ampacity) as dened by Equation 3.7. The Amkor specications
are for copper bondwires of various diameter that Amkor oers. The design goal for the current
handing of the inductor is 2.5A, but for the inductor as fabricated, 10A should be the failure point.
However, since the lines have a smaller cross section than the inductor, the predicted failure is at
5.2A, which corresponds well with the observed failure which occurred above 5.0A. Comparable
commercially available SMT inductors are specied as handling 2.1A.
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Figure 3.14: Conical inductor design highlighting the need for a signicantly larger number of gold
seed layers as well as where the minimum diameter / minimum footprint requirement is a limitation.
Chapter 4
Bias Tees
4.1 Introduction
This chapter presents miniature broadband bias tee networks designed in a micro-coaxial
environment. Bias networks are a necessary part of every active microwave circuit. These three
port devices are generally characterized in terms of input and output RF match, isolation between
RF and DC ports, insertion loss, bandwidth, DC current handling, RF power handling, and size.
For example, commercially available connectorized bias tees cover the range from a few hundred
MHz to 50GHz [52]. Broadband bias tees typically are limited to 500mA current handling and 2W
RF power, while narrow-band (e.g. 0.8-1GHz) components handle up to 5A of DC current [53].
Surface mount bias tees, which have a footprint of about 32 by 28mm2, are also available [54] and
handle about 0.5A and operate up to 4.2GHz.
The goal of this work is to demonstrate miniature bias tees with high DC current and RF
power handling capabilities that are compatible with the micro-coaxial, wafer-scale environment
called the PolyStrataTM process explained in Chapter 1. These bias tees will be designed using the
sockets described in Chapter 2 and inductors both monolithic, as described in Chapter 3, as well
as o the shelf chip inductors in PolyStrataTM sockets.
This chapter presents broadband microcoaxial bias tees with a footprint around 8mm2 as
shown in Figure 4.1 where surface mount capacitors are assembled into the micro-coaxial environ-
ment. Various components required for the bias tee are described, followed by results of several
bias tee designs for 4-18GHz operation.
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Figure 4.1: A gold-plated bias tee fabricated in the PolyStrataTM copper process on an optically
at substrate. The RF ports are labeled 1 and 2, while 3 is the DC port. All ports are compatible
with standard 150m and 250m pitch CPW probes for testing. This bias tee includes two 0402
capacitors which are hybridly assembled into the microcoaxial environment while the inductor is
fabricated monolithically in the PolyStrataTM process. The size of the bias tee is around 8mm2
4.2 Bias Tee Design and Characterization
Bias tees are commonly designed for 50
 input and output impedances at the RF ports, which
is convenient for all active devices pre-matched to 50
 . MMICs usually have integrated biasing
networks which take up a signicant portion of the expensive real-estate [8], and in addition require
o-chip capacitors for stability. The bias tees presented in this work are designed for MMICs which
do not use valuable semiconductor area on passive bias elements, and which can also be designed
with lower impedance input and output ports. Thus, it would be useful to have bias tee circuit
designs for various characteristic impedances. For example, a 12.5-
 bias tee is designed on both
sides of a socket which houses a low impedance 4-16GHz power amplier MMIC with no on-chip bias
networks. The 12.5
 ports are then matched to 50
 RF input/output through a ultra-broadband
microcoaxial impedance matching network. This 4:1 impedance transformer has a 11:1 bandwidth
(2-22GHz) with a small and at group delay, and is described in [55].
This chapter discusses both 12.5
 and 50
 bias tee networks. To characterize the assembled
surface mount devices in the sockets, as well as the bias tees, PolyStrataTM -based TRL calibrations
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standards were designed to cover 2-7GHz and 7-22GHz. The calibration standards included tran-
sitions from CPW probes to the microcoax, referred to as launches, described in detail in [35]. The
reference plane was dened at the edge of the socket in Figure 4.2(a). Measurements of non-50

impedance devices are de-embedded from 50
 calibrated measurements.
Figure 4.2: (a) 3-D geometry of one-half of a surface mount component assembly structure (socket)
in the copper-based microcoaxial environment referred to as PolyStrataTM . (b) Photograph of a
0402 packaged blocking capacitor mounted in a series socket between two microcoaxial lines.
4.2.1 Bias Tees in a 12.5
 Environment
Photographs of two 12.5
 bias tees are shown in Figure 4.3: one with a surface mount
commercially-available 2.2 nH inductor with a resonant frequency of 15GHz, and the other with
a monolithically integrated 3-turn inductor with simulated inductance of 3.1 nH and a resonant
frequency around 12GHz. Each bias Tee has an 0402 series blocking capacitors (3 pF) and an 0402
shunt capacitors (3 pF) at the DC port. The bias tee circuits can also be tuned for specic param-
eters, such as osetting parasitic inductance that occurs when wire bonding to a chip. Such tuning
can be done with the addition of a shorted stub (Figure 4.3(b)) or introducing other parasitics by
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altering the geometry of the transmission line. Figure 4.4 shows measured and simulated perfor-
mance for the two bias tees. The simulations were performed with Ansofts HFSS nite element code
and include all details of the geometry. The surface mount components are modeled as impedance
sheets with appropriate value of surface reactance, and with dimensions given by the package. The
insertion loss and match for a bias tee with a surface mount inductor are shown in Figure 4.4(a),
and the performance for a bias tee with a PolyStrataTM monolithic 3-turn solenoid choke is shown
in Figure 4.4(b). Both designs show a better than 0.7 dB insertion loss from 4 to 16GHz with a
better than 12 dB match. The bias tees were used with no degradation in a 20W power amplier
with over 2A of DC current. All the 12.5
 measurements were tted with a geometric taper from
the 12.5-
 geometry to the 50-
 geometry to allow for the measurements taken in Figure 4.4. Since
this taper was not able to be separately measured nor calibrated out, an HFSS model was used to
obtain scattering parameters which were then used to de-embed the tapers. Figure 4.5 shows that
the tapers do not signicantly impact the transmission through the four bias tees, and when the
tapers have been removed from measurement, return loss improves by as much as 5 dB. A 3-port
TRL was not available, so isolation measurements were not taken, though simulation shows that
the DC line is isolated 20 dB or better for all impedances presented.
4.2.2 Bias Tees in a 50
 Environment
The 50
 bias-tees designs dier from the 12.5
 bias tees not only in the impedance of the RF
transmission line geometry, but also the inductor. Since the DC line is now of the same impedance
as the signal line, there is more loading of the RF path by the DC line, leading to reduced isolation.
In order to attempt to increase the isolation, the monolithic inductor was made a larger value.
When measured on a 2-port network analyzer with the isolated port open, a reection now occurs
around 7GHz, as seen in Figure 4.6. In order to understand this resonance, measurements were
performed with a power meter and source to monitor the reection, isolation and transmission,
and the results are shown in Figure 4.7. These measurements show that when the isolated port is
terminated, the resonance does not exist.
48
Figure 4.3: (a) Photograph of a bias tee implemented in microcoaxial 12.5
 impedance lines with
a surface-mount blocking capacitor and RF shorting capacitor, and surface-mount Coilcraft choke.
(b) Photograph of bias tee with a monolithically integrated PolyStrataTM 3-turn solenoid inductor
choke.
4.3 Conclusions and Contributions
The primary contribution of this chapter is the heterogeneous integration of the PolyStrataTM
process with a proprietary amplier in the GaN process as well as commercially available surface
mount passive devices. This integration was done in the form of miniature high current high-
power bias-tee networks in both 12.5
 and 50
 microcoaxial impedance environments, and shows
the viability of moving passive components o of MMICs allowing more ecient use of chip area
potentially reducing cost.
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Figure 4.4: Measured insertion loss and match for (a) the bias tee from Figure 4.3(a) which uses
a surface-mount choke and (b) measured and simulated loss and match for the bias tee with a
monolithically integrated inductor from Figure 4.3(b).
The bias tees discussed in this chapter compare favorably with other bias tees in various
technologies as shown by Table 4.1. The most striking contributions of the bias tees are the greatly
enhanced current and RF power handling capability demonstrated, while maintaining a compact
size, low insertion loss and return loss, and a large 3 dB bandwidth. Furthermore, the PolyStrataTM
bias tees are versatile in that they can be released from the native substrate and mounted on any
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Figure 4.5: Comparison of bias tee performance both as measured and after geometric tapers were
de-embedded from measurement data for (a) vertical transition bias tee (b)stub-matched bias tee
(c) transmission line matched bias tee (d) SMT inductor bias tee.
hybrid circuit, as has been demonstrated with other components. In addition, the connections to
CPW probes (launches) used in this work for measurements can be replaced by suitable transitions
to a variety of media. The results of this chapter are reported in [5, 37].
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Figure 4.6: Measured insertion loss and match for a 50
 bias tee.
Figure 4.7: Measured isolation and transmission for the same 50
 bias tee as Figure 4.6. The
top two curves correspond to the measured transmitted power, and the bottom two to the power
measured in the isolated port, normalized to the incident power. Measurements are performed for
two values of SMD capacitors.
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Table 4.1: Comparison of three bias tees in dierent technologies.
Bias Tee Type
MEMS [56] Picosecond PolyStrata
5545 [56]
DC Current 50mA 500mA > 5A
RF Power Not Available 2W avg. max 20W
Area 4mm2 645mm2 8.3mm2
BW (-3 dB) 20GHz 20GHz 18GHz
Capacitance 8.2 pF 30 nF 3 pF
Inductance 18 nH 340H 1.2 nH
Insertion Loss < 1.5 dB < 1.5 dB < 1.5 dB
f< 24GHz f< 12GHz f< 18GHz
Return Loss > 10 dB > 12 dB > 10 dB
f< 24GHz f< 14GHz f< 18GHz
Chapter 5
G-band Frequency Scanned Slotted Waveguide Array Design
5.1 Introduction
This chapter addresses design, simulation, and fabrication of a G-band, frequency-scanned,
slotted-waveguide array in the PolyStrataTM process. Beam steering is usually accomplished with
phase shifters distributed in the feed network of an antenna array [57, 58]. At millimeter-wave
frequencies above V-band, however, phase shifters either do not exist or are lossy and expensive
[59, 60]. Another way to accomplish beam steering is by frequency scanned arrays [61, 58]. In this
approach, an array of antennas is fed serially with a dispersive feed line, and a frequency variation
along the feed corresponds to phase changes between elements, which results in beam scanning.
Usually, a large bandwidth is needed to accomplish a wide scan angle.
Frequency-scanned arrays have been used for radar since the 1950s [62], and have been
implemented from S to Ka bands in waveguide [63, 64]. Usually, dominant-mode rectangular
waveguide is used for the feed, and slot antennas are machined in the broad [65, 66, 67] or narrow
[68, 69, 70] walls of the waveguide. Waveguide is dispersive, so shorter feed sections can be used for
substantial phase shifts. However, microstrip quasi-TEM feeds have also been implemented, e.g. in
an L-band, vertically-polarized phased array of 18 elements with 100 steering [71]. A microstrip
array with 13 elements was demonstrated in the 5.8GHz ISM band using a microstrip feed for
folded dipole antennas. Since the ISM band is narrow, lossy bandpass lters were inserted between
elements to increase dispersion and allow scanning of 100 within a 2.5% bandwidth [72].
This work presents a frequency scanned antenna array for planetary landing radar [9, 10].
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Since it is desirable to have a very small and lightweight antenna which is intended to operate in an
atmosphere with low attenuation, the band chosen for this work is 130-180GHz. In this frequency
range, phase shifters do not exist and frequency scanning is an attractive solution. The standard
dominant mode rectangular waveguide in this band is WR-05 (1.295 by 0.648mm in cross-section).
A micro-fabrication process referred to as the PolyStrataTM process [73] is adopted in this work
for fabricating the waveguide feed, antennas, and adaptors to standard anged waveguide. This
process has been used in the past for fabricating micro-coaxial lines and components with low
loss, high yield, light weight, and dense packing, [3, 29, 22, 18]. To the best of our knowledge,
the components demonstrated here present the rst micro-fabricated, dominant-mode, rectangular
waveguide in this new technology.
1.94 mm
E-plane bend 
to WR-05
Radiating Slots Release Holes
4
.5
5
 m
m
Figure 5.1: Photograph of a 20-element micro-fabricated slotted-waveguide traveling-wave array.
The array is fabricated in copper, gold plated, and mounted on a brass xture. The feed and
termination are connected to standard WR-05 through a custom designed E-plane bend. The
overall array length between the E-plane bends is 2.06 cm.
5.2 Slot Design
Slotted waveguide arrays can be realized in several dierent ways. First, the slots can be
either in the broad wall of the waveguide or in the narrow wall (also called edge slot array). The
waveguide itself can vary in type, with rectangular waveguide and ridge waveguide being the most
common types for this application. The slots can be g=4 (resonant) at the desired frequency of
operation or they can be slightly larger or smaller (traveling-wave). Finally, the array can be fed
from the end, center, or along the array. Often times the feed will be a sinuous feed [74, 61] in
conjunction with synthesized antenna patterns (e.g. Taylor distribution) to create a 3D structure
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that scans pencil beams by feeding the array with discrete frequencies (most commonly in X-band).
(a) 
(b) 
Figure 5.2: Illustration of dierent characteristics of a slotted waveguide array. Array (a) [61] is a
broad-wall, resonant, center fed, slotted waveguide. The waveguide shorts at the end of the array
create a standing wave, which is characteristic of a resonant array, along with all the spacings
corresponding to multiples of g=4. Array (b) [61] is a narrow-wall (or edge-slot), end fed, slotted
array. If the slots are not spaced g=4 apart, it is a traveling-wave array; however, if they are
spaced g=4 apart, it will be a resonant array.
The design goals of the work presented here were for a linear, broadband array that performs
continuous scanning for space borne applications that have severe volume and mass constraints. The
bandwidth disqualied the narrow-band resonant slot array. Fabrication requirements constrain the
design to broad-wall slots, and though ridge waveguide is possible in the PolyStrataTM process, an
end-feed, rectangular waveguide was selected. Thus, the architecture chosen is a end-fed, broad-
wall, traveling-wave, slotted, rectangular waveguide array.
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Consideration was given to arranging the slots to conform to a Tchebychev [75] or a Taylor
distribution [66], but since the dispersion of the waveguide alters the phase of the power arriving
at each slot, the distributions eectively become frequency-dependant. Although either the Taylor
or the Tchebychev at a single frequency will have lower sidelobes and a narrower beamwidth,
the uniform slot distribution ensures broadband radiation patterns. Figure 5.1 shows a uniformly
distributed slot array, with slot to slot spacing of 0.97mm, slot length of 0.88mm, and width of
0.15mm.
Table 5.1: Summary of waveguide parameters.
Waveguide h (mm) w (mm) 130GHzTE10 
180GHz
TE10
PolyStrata 0.675 1.295 2.31 1.67
WR-05 0.648 same same same
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Figure 5.3: Equivalent circuit of a single slot (a) and an array of slots (b). The admittance of a
single slot depends on its length (l), oset from the center of the waveguide (s), and frequency (f).
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The antenna array initial design follows the procedure outlined by Elliott [67, 76] and Volakis
[77] that have been implemented by various authors [78, 79]. The array can be modeled as a series
of shunt complex admittances, whose normalized conductance can be found by [80]
g =
2:09ag
b0
cos2

0
2g

sin2
x
a

; (5.1)
where a and b are the waveguide's respective width and height, x is the slot displacement from the
middle of the waveguide, g is the guided wavelength, and 0 is the free space wavelength. The
normalized admittance (y)of these slots can also be found from
y =
Y (s; l; f)
Y0
=
 2S11
1 + S11
; (5.2)
where S11 is determined for the single slot from incident and reected voltages, A10 and B10 as
shown in Figure 5.3(a). For a uniform array, once this admittance is calculated, transmission line
theory can then be applied to calculate the total admittance of the array as
ytotn = yN +
ytotn+1 cos+ | sin
cos+ |ytotn+1 sin
; n = N   1; :::; 1 (5.3)
where ytotN = yN + yL and  = 10d. From these admittances, the mode voltages can be calculated
from [81]
Vn = Vn 1
Yn 1;tot   Yn 1
Yn;tot (cosh [(+ |) d] + sinh [(+ |) d])
; n = 2; :::; N (5.4)
and the voltage of the rst slot, V1, is given by the relationship
S11 =
1  Y1;tot
1 + Y1;tot
=) V1 = V + (1 + S11) = 2V
+
1 + Y1;tot
: (5.5)
Elliott [82] shows that by assuming an array of N narrow slots (where n = 1 to N) and a
slot length, the slot voltages V sn can be found from the mode voltages Vn above. These slots are
mutually coupled, so an N M matrix of coupling coecients, gmn describes the array. Thus, the
radiation pattern can be obtained from the slot voltages, which can be found using an iterative
algorithm given by Gatti and Dionigi [81].
Although parts of the above procedure were used to calculate initial slot dimensions, a full-
wave simulator was used to analyze elds and scattering parameters. A common design practice is
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to ensure that approximately 10% of the power incident at the feed port of the array is delivered
to the termination, implying a maximum radiation eciency of 90%. In the case presented here,
this common practice was not adhered to in order to increase gain by dissipating less power as
noted in [70]). The resulting non-uniform illumination of the end slots manifests itself as reduced
gain atness and a nonmonotonic frequency steering function (how the beam moves as frequency
changes) . To verify the tradeo between maximum radiation eciency and gain atness / steering
function, a 10-slot and a 20-slot array were designed, the former with more power dissipated in the
termination with a more linear steering function expected.
5.3 Array and Feed Fabrication and Packaging
The PolyStrataTM waveguide, due to its versatility and small feature size, is ideal for use with
waveguide above W-band. In this design, the waveguide has the same width as WR-05, resulting
in the same dominant-mode cuto frequency, guided wavelength, and dispersion characteristics.
The dierence between the PolyStrataTM waveguide and standard WR-05 rectangular waveguide
is the height, as summarized in Table 5.1. The equal widths (w) allow straightforward transitions
to xtures required to feed and characterize these structures. For example, the traveling-wave feed
requires a termination, and a commercially available, low-VSWR, WR-05 load can be connected
easily by adding a 90-degree PolyStrataTM bend as discussed below.
The PolyStrataTM process height requirements prevent direct connections to WR-05, so an
E-plane bend was designed to feed the array at a 90 angle, as shown in Figure 5.5. The reection
coecient of the bend (jS11j) is below -30 dB. The PolyStrataTM waveguide to WR-05 E-plane
bend and its S-parameters are shown in Figure 5.4.
5.4 Connection to Standard Waveguide
To connect to a standard WR-05 ange [83], a brass xture with WR-05-sized waveguide
through-vias is designed Figure 5.6(a) and machined using EDM (electro-discharge machining).
The PolyStrataTM array is attached to the xture using gold-to-gold thermosonic bonding [84].
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Figure 5.4: The geometry of the E-plane bend (a) uses a stair-step approach that follows the gold
seed layers for height. This E-plane bend also accomplishes the transition from PolyStrataTM
waveguide (1.295mm by 0.675mm) to WR-05 (1.295mm by 0.6477mm) all while maintaining jS11j
below -30 dB (b).
The brass xture then connects to a grid matching aluminum mount (for weight reduction) which
then connects to the antenna rotation stage as shown in Figure 5.6(b).
Since EDM yields waveguide with rounded corners, the brass waveguide was dimensioned
to be 1.359mm (53.5mil) wide by 0.660mm (26mil) high to account for the corners' radius of
curvature of 0.178mm (7mil). These dimensions were chosen based on full-wave simulation of
the transition from WR-05 to the rounded brass ange to the size of the E-plane bend. Taking
into account both machining tolerance and placement tolerances, the scattering parameters for this
brass through-via waveguide is shown in Figure 5.7.
5.5 Simulation
A 10-element array was initially designed so that each slot would be resonant midband and
have a normalized midband conductance of approximately 0.08. Upon simulation of the entire
array, the VSWR, shown in blue in Figure 5.8(b), was found to be above 2:1 both at bottom and
top of the frequency band. The design was then parameterized so that the length of the slot,
the width of the slot, the slot-to-slot spacing, and the oset of the slot from the centerline of the
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PolyStrata slotted waveguide array - 2.06 cm 
PolyStrata E-plane 
bend
machined brass through 
waveguide via
feed
termination
Figure 5.5: 10-element slot waveguide array with E-pane beds and waveguide through-via connec-
tions shown. The holes on the vertical walls and the smaller holes on the horizontal top wall are
release holes necessary for the fabrication and they do not impact the electromagnetic performance
in the frequency range of interest. The 20-element array from Figure 5.1 has the same geometry.
array groove
brass 
mount
aluminum 
spacer
rotation 
stage
spacer 
connection
waveguide 
screw holes
dowel pin holes 
(backside)
WR-05 sized 
channels
(a) (b)
Figure 5.6: Sketch of (a) the brass mating ange and (b) the assembly structure for radiation
pattern measurements. The micro-fabricated waveguide array is mounted in the grove so that the
E-plane bends connect directly to the waveguide through-vias.
waveguide could be independently varied. The array performance could then be improved to a
nal 10-element design, shown in red in Figure 5.8(a)-(d). This 10-element design could then be
doubled in length to form a 20-element design, shown in black in Figure 5.8(a)-(d).
Along with lowering the VSWR, a goal of increasing the maximum radiation eciency was
established. Maximum radiation eciency is essentially a measure of how much power is being
radiated for a given input power absent loss. The radiated power, Prad, depends on the power
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Figure 5.7: Scattering parameters, (a) jS11j and (b) jS21j, for the brass discontinuity between WR-
05 and the E-plane bend. The results show that for available manufacturing tolerances (maximum
10m for both X and Y) and placement tolerances (maximum of 50m for both X and Y), the
brass waveguide thru-via with rounded corners does not cause jS11j to get much worse than -30 dB
nor jS21j to go below -0.09 dB
dissipated in the feed, Ploss, and the incident power, Pinc, as:
Prad = Pinc(1  jS11j2   jS21j2)  Ploss: (5.6)
Therefore, normalizing everything to Pinc and setting Ploss = 0, a measure of the maximum ra-
diation eciency can be dened. Since the waveguide arrays are 2-port devices, VSWR does not
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completely describe the array as it only takes into account jS11j, whose simulation is shown in
Figure 5.8(a). Equation 5.6 is a means to gauge the performance of both jS11j and jS21j as well as
visualizing how well the array should radiate over frequency. Figure 5.8(d) makes clear that the
initial array had a signicant drop in simulated radiated power at 170GHz, which was moved out
of band for the nal designs.
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Figure 5.8: Scattering parameters, VSWR, and maximum radiation eciency for 10-element array
from design equations (original), 10-element array after optimizing for jS11j and maximum radiation
eciency (nal), and 20-element array (nal).
The scanning for the dierent antenna arrays is shown in Figure 5.9. This gure illustrates
that by increasing the maximum radiation eciency for the 10-element array, the gain can be
increased over the majority of the scanning range. Figure 5.9(c) shows that the gain for the 20-
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element array is actually more than 3 dB greater than the 10-element array for most frequencies.
Though doubling the number of slots normally would result in doubling the gain, the extra increase
comes from the increase in radiation eciency seen when comparing the 10- and 20-element arrays.
5.6 Conclusions and Contributions
The work presented in this chapter resulted in the fabrication of 10- and 20-element, G-
band, frequency-scanning, traveling-wave, slotted waveguide arrays in the PolyStrataTM process
with interconnects to standard WR-05, to make use of commercially available diode detectors, feed
networks, and low-VSWR terminations. This design required E-plane bends shown in Figure 5.10
which lead to waveguide through-vias in a machined brass plate that allows the PolyStrataTM
components to mate with standard WR-05 waveguide components.
Though commercially available, low-VSWR terminations were used for the linear arrays, the
size of a WR-05 ange is prohibitively large for placing multiple arrays close to one another. Since
the size of a ange is 20mm in diameter and the free-space wavelength at 130GHz is 2.3mm,
should this design be extended to a 2-dimensional array, each 1D sub-array will not have its own
WR-05 termination. A solution to this may be an E-plane horn integrated into the PolyStrataTM
process. Such a solution is shown in Figure 5.11. The horn terminations alone, shown in Figure
5.12(a), have a good match (jS11j) from 145-180GHz, but when combined with the array as in
Figure 5.12(b) the match is better than -14 dB (VSWR better than 1.50) over the entire range,
which satises the criteria of a broadband termination for the broadband array, as shown in Figure
5.12(c).
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Figure 5.9: Simulated frequency scanning for (a) a 10-element slotted waveguide array after fol-
lowing design equations in literature. After adjusting parameters to increase match, gain, and
radiation eciency, the 10-element array had simulated frequency scanning shown in (b). Two
10-element arrays were then cascaded to produce a 20-element array whose predicted frequency
scanning produced narrower lobes and higher gains as expected (c).
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Figure 5.10: SEM photograph of the end of both a 10-element (left) and a 20-element (right) array.
The \T" shape allows greater control over the mating process between the PolyStrataTM array and
standard WR-05, and within the \T" shape is a custom designed E-plane bend.
Figure 5.11: SEM photograph of two 10-element arrays corporately fed and terminated in E-plane
horns. The horn oers a broadband match for the waveguide over the frequency range of interest.
The horn represents a 5:1 reduction in the size of the termination (a WR-05 ange is 20mm wide,
the horn shown is 4mm wide).
66
140 145 150 155 160 165 170 175 180
−50
−40
−30
−20
−10
0
Frequency (GHz)
|S
1
1
| 
(d
B
)
 
 
horn only
horn on array
4mm
(b)
(a)
(c)
Figure 5.12: An HFSS rendering of (a) an E-plane horn in the PolyStrataTM process as well as (b)
how that horn and release holes integrate with a 10-element array. Performance for the horn alone
and the complete assembly is shown in (c).
Chapter 6
G-band Frequency Scanned Slotted Waveguide Array Measurements
6.1 Introduction
This chapter addresses the measurements of the arrays discussed in Chapter 5 and a com-
parison of measured and simulated results. Using a millimeter-wave quasi-optical measurement
setup at NIST-Boulder (courtesy of Dr. Erich Grossman), the radiation patterns of the antenna
arrays were measured in two bands due to equipment constraints: 150-180GHz and 130-150GHz.
The conguration of the antenna pattern measurement setup is shown in Figure 6.1 [85]. The
millimeter-wave source output is radiated by a scalar feed horn, which couples well into a Gaus-
sian beam. The beam, reected from a mirror, is collimated by a pair of lenses, reected from
a polarizing mirror, and incident on the antenna array under test. For frequencies in the higher
band (150-180GHz), an Agilent high power swept signal generator with a millimeter-wave module
multiplier [86] followed by a VDI diode doubler was used. For frequencies in the lower band, 130-
150GHz, a tunable Gunn-diode oscillator was used, with details of the transmitting portion of the
setup shown in Figure 6.2. The array was mounted on a computer-controlled azimuth-elevation
stage.
6.1.1 Main Beam Steering
The design goal for the array steering is 15 over a 15% fractional bandwidth. In order to
increase the steering, the stronger dispersion close to waveguide cuto can be utilized. By extending
the frequency range of the antenna to below the 140-GHz G-band lower frequency, but above the
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Figure 6.1: Block diagram of the quasi-optical measurement setup for array radiation pattern
measurements.
Figure 6.2: Details of the source side of the measurement setup for array measurements from
130-150GHz.
69
WR-05 cuto frequency of 118GHz, the dispersion was increased, resulting in an increased steering
range. Measured normalized radiation patterns from 130 to 180GHz in Figure 6.3 show that the
beam steers from -38 to -5.5, which is 32.5 over a 32.25% fractional bandwidth, or 0.616/GHz.
In the lower part of this frequency range, however, for 130-150GHz, the beam steering occurs from
-38 to -17.25, which is 20.75 over a 14.3% bandwidth, or 1.04/GHz across a 20GHz range,
meeting the design goals. An advantage of the PolyStrataTM process is the exibility in choosing
waveguide feed and slot array dimensions separately to obtain less attenuation in the feed, while
increasing the dispersion.
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Figure 6.3: Measured normalized radiation patterns of a 20-element slotted waveguide array as the
input frequency varies from 130 to 180GHz. The total scanning is 32.5 over a 32.25% fractional
bandwidth.
6.1.2 Gain Calibration
The gain of the array under test was calculated from detected power measurements calibrated
with respect to a standard gain horn. A Millitech detector was rst used with the horn antenna of
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known gain GH to determine the incident power density, S
H :
SH =
4PHR
GH2
=
4V Hd
DfGH2
(6.1)
where PHR is the millimeter-wave power received by the horn, which is related to the voltage
detected by the diode detector as Vd = Df  PR, and  < 1 represents various mismatches that
cause additional loss, e.g. waveguide misalignment. The power density will be the same when the
array under test is placed at the same plane, so the array gain is given by:
GA =
4V Ad
DfSH2
= GH
V Ad
V Hd
; (6.2)
where V Hd is the diode detector voltage measured with the standard gain horn at the reference
plane and V Ad is the diode detector voltage measured with the array at the reference plane. The
known horn antenna gain was veried against the data sheets [87] by HFSS simulations, as shown in
Figure 6.4. Df varies over the frequency range, so this calibration was repeated at each frequency.
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Figure 6.4: Comparison of Custom Microwave HO5R datasheet gain characteristics and HFSS
simulated gain characteristics.
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6.1.3 Comparison of Measurements and Simulations
The agreement between the measured and the simulated patterns at 130 and 171GHz is
shown in Figure 6.5 for two frequencies that are > 40GHz apart. As expected, at the higher
frequency, the beam is narrower and the sidelobes lower. The 3-dB beamwidths and scanning
angles are predicted within few degrees limited by the setup alignment. An example of a two-
dimensional measured radiation pattern is given for 142GHz in Figure 6.6, which as expected has
one main lobe, elongated in elevation, that performs scanning in azimuth. The 3-dB beamwidth of
this lobe is 6.5, which matches simulation.
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Figure 6.5: Comparison of measured and simulated normalized radiation patterns for a 20-element
slot array at 130 and 171GHz. For these plots, the measured patterns were shifted by a few degrees
in order to compare the beam shapes. The angle oset and measurement data spread is given in
Figure 6.7.
Due to misalignments and repeatability of the experimental setup at the 1.6 to 2.3-mm free-
space wavelengths used for the measurements, there is a quantiable spread in the measured gain
and scanning angle results obtained for multiple measurements over several day periods. These
are shown in Figure 6.7(a) and 6.7(b) for the 10-element and 20-element arrays, respectively. The
trends of the measured gain and scanning angle frequency dependence follow simulations and the
measured scanning angle is within 2 of the simulated angle over most of the range.
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Figure 6.6: Measured two-dimensional radiation pattern of the 20-element array at 142GHz. The 3-
dB beamwidth is 6.5, as predicted by simulations. The linear scale is in absolute volts as measured
by the diode detector.
6.1.4 Scattering Parameter Measurements
The 2-port scattering parameters were measured on a Rohde and Schwarz ZVA-50 network
analyzer with ZVA-Z220 G-band millimeter-wave up-converters covering 140 to 220GHz, which
was calibrated using a WR-05 waveguide, 2-port, UOSM (unknown thru / oset short / short /
match) calibration. Port 1 is the feed port, while Port 2 is the terminated port of the traveling-
wave arrays. Figure 6.8 shows the measured VSWR at Port 1 from 140 to 190GHz compared
to the simulation for the 20-element array showing an excellent input match that extends beyond
the 180-GHz upper scanning frequency. The 10-element array exhibited similar characterization
with VSWR< 1.75 up to 186GHz. Since PolyStrataTM waveguide calibration standards were not
available for measurement, the standing wave is most likely due to the mount, which includes the
waveguide through vias and E-plane bends.
Figure 6.9 shows measured and simulated return loss (jS11j) and transmission coecient
(jS21j) for the two arrays. From these measurements, an upper limit of the radiation eciency for
each array is be established
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Figure 6.7: Comparison of measured and simulated gain and scanning angle of the (a) 10-element
array and (b) 20-element array. The bars indicate spread in multiple measurements due to mis-
alignment and repeatability.
From the low insertion loss and good match illustrated in Figure 6.9, a high radiation e-
ciency limit is achieved, as shown in Figure 6.10. This gure best illustrates the design tradeo
of absorbing less than 10% of Pinc in the load for increased gain at a cost of reduced gain atness
and nonmonotonic beam steering, as discussed in Chapter 5.2. Figure 6.9 clearly shows that jS21j
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Figure 6.8: Measured and simulated VSWR at Port 1 of the 20-element array using a Rohde and
Schwarz ZVA-50 vector network analyzer and an UOSM calibration. The 10-element array also has
VSWR < 1.75 up to 186GHz.
for the 20-element array below 180GHz is 5-300 dB lower than jS21j for the 10-element array. The
result is that below 180GHz, the 20-element array maximum radiation eciency is above 85% while
the 10-element maximum eciency drops to below 60%.
While the upper limit of the radiation eciency can be calculated, the actual radiation
eciency depends on the loss in the feed, which though dicult to separately measure can be
estimated based on dominant mode loss in rectangular waveguide. The loss for the fundamental
mode is given by, e.g., Marcuvitz [88] as
TE10c =
Rs
b
r
1 

fc
f
2
"
1 +
2b
a

fc
f
2#
(6.3)
where Rs is the surface resistance,  = 377
, and fc is the cuto frequency. Therefore at 150GHz,
the attenuation is 0.091 dB/cm, which for both the 10-element and 20 element arrays results in
about 0.2 dB of loss in the waveguide feeds.
Since fabrication introduces both lateral and transverse surface roughness components, a
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Figure 6.9: Measured and simulated jS11j and jS21j of the (a) 10-element and (b) 20-element
traveling-wave arrays.
modied formula for the loss is given in references [4, 89] as
0c = c
"
1 +
2

arctan
 
1:4


s
2!#
; (6.4)
where  is the RMS surface roughness of the conductor and s is the skin depth of the conductor.
This formula is derived from the Wheeler incremental inductance rule as described in [90] and does
not specify the type of roughness, so it is only used as a guideline here.
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Figure 6.10: Radiation eciency limit for the 10- and 20-element arrays based on return loss and
insertion loss. The maximum percentage of PradPinc is calculated based on Equation 5.6 assuming
Ploss = 0.
The PolyStrataTM process results in very smooth horizontal surface since CMP (chemical-
mechanical planarization) is used between layer depositions. The vertical surface roughness is
larger, and on the order of 0.13m as measured by optical interferometry.
Table 6.1: Microfabricated waveguide loss at G-band.
Loss type Frequency
and Roughness RMS 150GHz
Attenuation [dB/cm]
 = 0 0.0902
 = 0.13m
Vert walls 0.110
All walls 0.1443
A summary of predicted loss in the micro-fabricated waveguide is shown in Table 6.1 . These
losses are simulated with HFSS when the RMS surface roughness was applied to (1) vertical walls
and (2) all of the walls of the waveguide [55]. These simulation results show that waveguide has low
loss at G-band. However, the RMS surface roughness has a large eect on the loss of the waveguide
at these frequencies. In the worst case, the 0.2 dB waveguide feed loss increases to 0.47 dB, so for
1W incident power to the 10-element array, Equation 5.6 results in 0.81W power radiated, down
from 0.87W power radiated without roughness losses. For the 20-element array, the increased loss
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reduces radiated power from 0.94W to 0.88W.
6.2 Conclusions and Contributions
In summary, this work presents measured and simulated results for one-dimensional slotted
waveguide frequency scanning arrays. A 10-element and a 20-element array are characterized
from 130 to 180GHz and exhibit a VSWR < 1.75 and beam scanning of about 1/GHz with
gains of 15.5 dB and 18.9 dB at the band center, respectively. The arrays are fabricated using the
PolyStrataTM sequential copper deposition process and are subsequently gold plated and bonded
to a xture that allows mating to standard WR-05 waveguide anges. The demonstrated approach
scales to higher frequencies and to two-dimensional array architectures. In addition, it is possible
to use a waveguide feed with higher dispersion to increase scanning angle for a given frequency
tuning bandwidth. The results of this work are reported in [91].
Chapter 7
Conclusions
7.1 Thesis Summary
In summary, this thesis presents contributions to broadband microfabricated microwave cir-
cuits in the 4-18GHz and 130-180GHz bands for various applications, ranging from solid-state
20W broadband transmitters to low-mass (0.063mg) phased arrays for planetary landing radar.
In specic, the following topics have been described in detail.
(1) Assembly structures for integration of microfabricated coaxial lines and components with
standard surface-mount lumped elements. These structures, referred to as \passive sockets"
were designed using full-wave electromagnetic simulations and were tested with 0402 and
0303 packaged resistors and capacitors. In the frequency range of interest (4-18GHz), the
sockets exhibit low return loss due to the ability to compensate for the parasitics. Sockets
were also designed for active devices and demonstrated on the example of a GaN MMIC
small-signal amplier from 1 to 10GHz.
(2) In addition to hybrid integration of surface mount commercial inductors, a 3-D monolithic
inductor was presented and incorporated into a bias-tee network for GaN power amplier
biasing. The inductor geometry can be optimized due to the 3-D fabrication nature, and
the parasitics due to the substrate in printed inductors eliminated since the PolyStrataTM
inductor is a coil in air.
(3) G-band arrays of slot antennas were designed and characterized from 130 to 180GHz for
79
10- and 20-element traveling- wave arrays with beam steering accomplished by frequency
tuning. Interconnects to standard size waveguide were designed and fabricated, along
with xtures for packaging the G-band arrays with standard waveguide terminations and
connections to equipment. A quasi-optical setup at NIST was used to measure the radiation
patterns as a function of input frequency, and 1 per GHz scanning was observed, consistent
with simulations. The arrays also exhibit a good return loss (< 10dB) in the frequency band
of interest.
Several possibilities for improvement and further expansions are recommended below.
7.2 Recommendations for Future Work
7.2.1 Hybrid integration
The rst recommendation for future work provides guidance on how PolyStrataTM lines and
devices can be hybridly integrated with greater performance. This work would be useful because
interconnects can have signicant parasitics at microwave frequencies, and as such, the inductance
presented by bond wires used to connect the MMIC to the PolyStrataTM bias tees can be a huge
problem. For example, a 0.5 nH series bondwire inductance represents a |30 series impedance,
which in a 50
 line would result in a mismatch of 10 dB. While eort was put forth in some of
the bias tee designs to mitigate the eects of bond wire inductance, a much more elegant solution
exists.
To better explain the problem, Figure 7.1 shows two 50
 coax lines connected via bondwire.
The graph in Figure 7.2 makes it clear that as the bondwire length increases, the increase in
parasitic inductance and capacitance shifts the resonant frequency down, reducing the -12.5 dB
match from approximately a 20GHz frequency limit to less than 4GHz.
The better solution is a direct transition to microstrip, as shown in Figure 7.3. This is
available in many processes, including alumina and other common microwave substrates. In this
approach, a transition fabricated on another substrate is designed to interface with a low-VSWR
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to a micro-coaxial line through a via. Figure 7.4 shows an example of simulated S-parameters for
such a transition.
a)
1 mm
b)
Figure 7.1: Two cases of how bondwire can be used to connect components. As the bondwire
length is increased from (a) to (b), the associated parasitic inductance will increase as well.
The second recommendation for future work is the expansion of the work presented in this
thesis to an 11-strata process, as all of the hybrid integration was accomplished in a 5-strata process.
This gives a larger list of parameters that can be varied, as well as enhancing the power handling
capabilities of the structures [5] to make the hybrid integration sockets more versatile.
The third recommendation is integrated heat sinking. Since one advantage of the microcoax
lines is a high power handling capability (100W CW at S-band [7]), and because this thesis has
shown how active devices can be hybridly integrated with this technology, heat sinking is a next
logical step in this evolution. Active devices can be ip-chip bonded into this process, which allows
the backplane of the chip to be available for dissipating heat; however, when devices are hybridly
integrated as described above (or wire-bonded), the material characteristics of this technology oer
promising ideas.
Many heat sinks are made of brass, which is an alloy of copper, the primary component of
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the PolyStrataTM process. An equation used in heat transfer is:
T =
Q
t x
kA
(7.1)
where T is the temperature dierential (in K), Qt is the rate of heat ow through the material
(in W), x is the thickness of the material (in m), k is the thermal conductivity of the material (in
W
mK ), and A is the cross section of the material. Consider a square, 2 cm by 2 cm heat source that
is connected to a 500m heat sink consisting of diamond (k = 900, x = 487.5m) via a thermal
epoxy connecting medium (k = 0.2, x = 12.5m per [92]). If 100W of power is going through this
volume, then Equation 7.1 yields that the temperature across the diamond will be 0.542K and the
temperature across the thermal epoxy will be 62.5K for a net temperature dierential of about
63K. If the heat source were gold-gold thermosonic bonded (k = 318, x = 1m) to 499m of copper
(k = 401) used as part of the PolyStrataTM structure, the corresponding temperature dierentials
would be 1.244K across the copper and 0.003K across the gold for a net temperature dierential
of about 1K.
Though this analysis is extremely basic in nature and the full capabilities of thermosonic
bonding is not completely known to the author, this example shows that this is an area of interest
to further explore the capabilities of the PolyStrataTM process.
7.2.2 Monolithic inductors
Three main areas of research remain with regards to monolithic inductors in the PolyStrataTM
process. First, since all the measured inductors presented in this thesis were accomplished in 5
strata, an 11-strata process should be incorporated. Moving to 11 strata allows some of the more
exotic geometries discussed in Chapter 3. Second, the dual-wound inductor shown in Figure and
discussed briey in Section 3.3 should be explored in greater detail, including deriving a more
detailed lumped element equivalent model to better determine how well it compares to regular
inductors. Finally, a library of inductors for the dierent types of inductors commonly available
(solenoid, dual wound, spiral, conical, etc) with various turns and winding sizes should be made or
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each of these dierent types should at least be researched so that each has its own detailed lumped
element model so that designers can select which geometries and how many turns they would like
for a given design.
7.2.3 Power combining with PolyStrataTM combiners
The low loss of the microcoax, along with its high power handing capability and heat sinking
options satisfy two of the greatest needs of power combiners. The 3-D abilities of the technology,
accompanied with the large range of characteristic impedances available allow for power combiners
of almost any type to be explored. Along with the sockets that this thesis has demonstrated,
Wilkinson dividers [18] and transformers [20] have already been realized in this technology. Overall,
the PolyStrataTM process has several advantages in the discipline of power combining, especially
for higher frequency applications due to its low loss and low parasitics due to the tight tolerance
and geometric control available due to the photolithographic nature of the process.
7.2.4 Slot antenna array development
Antennas at G-band represent a large size reduction for an array. Since this thesis has
demonstrated linear arrays at this frequency range, a logical progression would be to realize a 2-D
array that supplies 2-D steering. Since the array at G-band is very small and has such a low mass,
additional feed network design could be used to accomplish 2-D frequency steering. Alternative
methods include using more ampliers which would increase the power delivered to the array
possibly increasing the eective range of a radar system.
Slot arrays can also be fed by micro-coaxial lines, as shown in Figure 7.6 [93]. Due to loss
considerations [55] these arrays are not suitable for G-band operation, but are attractive options
for lower frequency ranges where PolyStrataTM arrays cannot be manufactured in waveguide due
to height constraints, for example WR-10 waveguide is associated with W-band and has dimen-
sions 2.54mm by 1.27mm exceeding the maximum height of a PolyStrataTM waveguide (currently
0.9mm). Such an array could be measured in the same way as described in Chapter 6 and provide
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the tight tolerances necessary for such high frequency antennas [66].
7.3 Thesis Contributions
This thesis has presented a number of contributions to microwave front ends designed and
fabricated in the PolyStrataTM technology. In Chapter 2, methods for hybrid assembly of standard
surface-mount components into the PolyStrataTM microcoaxial environment were designed and
tested. In a 50
 coaxial environment, the added insertion loss is between 0.05-0.12dB in the
frequency range 4-18GHz, and although any parasitic eects are magnied in a lower impedance
environment, return loss and insertion loss can still be kept at acceptable levels. This chapter is
the basis for the results reported in [8, 5, 37].
Chapter 3 discussed the design of dierent types of inductors and demonstrated the properties
of coil inductors made in a 3-D air process. Since the inductors were not on a substrate nor had a
polymer structural support in the center, they were allowed low parasitic capacitance and a variety
of inductor geometries. The inductors handle record current levels of 5A for their inductance,
quality factor, and size. Furthermore, these inductors add an extra aspect to the PolyStrataTM
design toolbox, enabling lumped matching elements and bias tees, which were discussed in Chapter
4, which detailed the heterogeneous integration of the PolyStrataTM process with a proprietary
amplier in the GaN process as well as commercially available surface mount passive devices. The
bias tees were manufactured in 12.5
 and 50
 microcoaxial impedance environments, and show
the viability of moving passive components o of MMICs allowing more ecient use of chip area
potentially reducing cost. The results Chapter 4 are reported in [5, 37].
Chapter 5 resulted in the fabrication of 10- and 20-element, G-band, frequency-scanning,
traveling-wave, slotted waveguide arrays in the PolyStrataTM process with interconnects to stan-
dard WR-05, to make use of commercially available diode detectors, feed networks, and low-VSWR
terminations. This design required E-plane bends which lead to waveguide through-vias in a ma-
chined brass plate that allows the PolyStrataTM components to mate with standard WR-05 waveg-
uide components. These bends also allow arrays to be considered that have radiating structures
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above and feed structures on a lower layer. Because of the size of WR-05 anges can be prohibitive
in terminating these arrays, an E-plane horn was also designed with a VSWR better than 1.50
from 140-220GHz (jS11j < -14 dB), which satises the criteria of a broadband termination for the
broadband array.
Chapter 6 presented the measured and simulated results for the arrays of Chapter 5. These
arrays are characterized from 130 to 180GHz and exhibit a VSWR < 1.75 and beam scanning of
about 1/GHz with gains of 15.5 dB and 18.9 dB at the band center, respectively. The arrays are
fabricated using the PolyStrataTM sequential copper deposition process and are subsequently gold
plated and bonded to a xture that allows mating to standard WR-05 waveguide anges. The
demonstrated approach scales to higher frequencies and to two-dimensional array architectures.
Finally, the technology used to make these arrays allows a waveguide feed with higher dispersion
to increase scanning angle for a given frequency tuning bandwidth. The results of this work are
reported in [91].
The results demonstrated in this thesis pave the way to new types of high-quality, hybridly
integrated microwave and millimeter-wave components.
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Figure 7.2: As the length of a bondwire interconnect increases, its parasitic inductance increases
as well. When connecting two 12.5
 coax lines, this inductance causes signicant return loss
degradation. For a 12.5 dB match, doubling the length of the bondwire from 0.5mm to 1.0mm to
2.0mm causes the frequency limit to decrease from 15.8GHz to 9GHz to 3.8GHz.
Figure 7.3: For technologies whose processing allow vias (such as alumina) a transition from micro-
coax can be incorporated that does not have the parasitic inductance that bondwire presents. The
substrate used is 10mil thick Alumina (r = 9.9 and tan  = 0.006) and the microstrip connection
is 50
.
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Figure 7.4: A comparison ofjS11j (a) andjS11j (b) for the shortest bondwire case of Figures 7.1 and
7.2 compared to the transition of Figure 7.3 showing the broader -10 dB bandwidth of the alumina
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Figure 7.5: Illustration of a potential new type of inductor. This inductor presents inductance not
only in series with the signal line, but also in series with the ground line, theoretically doubling the
value.
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Figure 7.6: (a) Double slotted microcoaxial array implementation at W-band. Simulation of this
array shows scanning of about 1 /GHz (b) with a gain of over 10 dB.
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Appendix A
GaAs Distributed Amplier
A.1 Background
Distributed ampliers (also known as Traveling Wave Ampliers (TWA) or Traveling Wave
Tube Ampliers (TWTA or TWT) if implemented in vacuum tubes) are a very novel approach
to ampliers that date back to at least 1947 [94, 95, 96]. They are prized for their broadband
characteristics [97] or extended resonance [98, 99] and moderate to high gain.
The way that a distributed amplier achieves gain over such a large bandwidth is by replacing
the shunt conductance, g, in the transmission line lumped model with a transistor supplying a
negative resistance (gain) instead. For the purpose of this paper, a cell is considered one section
of lumped transmission line that includes one transistor. Multiple cells can be cascaded together,
biased o a single gate supply and drain supply, with a single input and a single output. This
conguration is referred to in this paper as a stage. Any variety of these cells and stages can be
used in combination, each with its own advantages and disadvantages. The theory of operations
for a distributed amplier is covered in Section A.3, TWA Design, while the idea of cell and stage
combinations is discussed in Section A.4, Cell Impact On Design.
For this amplier, the design goal was to cover X-band through Ku-band amplier (4-18GHz)
with a gain of more than 10 dB over the entire band. Once these criteria were satised, noise, gain
atness, power handling, and compression were examined, though not specically accounted for
during the design process. The specic performance of this amplier is discussed in Section A.6.
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A.2 Biasing
Biasing is critical to any amplier. Because this amplier is ultra-broadband (127% fractional
bandwidth), biasing presents a challenge. Since this amplier is to be realized in a GaAs MMIC
process, lumped components are well characterized and parasitics can be well controlled, so lumped
element bias tees were chosen. Target performance for S11, S22, S31, and S32 was -20 dB while S21
was to be made as close to 0 dB as possible. These goals were met quickly, but due to layout
constraints the target performance had to be relaxed slightly. The input bias tee, whose results
are shown in Figure A.1, met the target performance quite well. The output bias tee shown in
Figure A.2, however, just missed the target. The output bias tee has S11 and S22 going above -
20 dB around 17GHz. Nonetheless, this is a very low level and shouldn't aect the amplier much.
Figure A.3 shows that both bias tees have good isolation in both directions, especially the input
bias tee whose isolation in both directions is below 20 dB from 2-20GHz. Thus the bias tees were
shown to be sucient over the entire bandwidth.
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Figure A.1: jS11j, jS22j, and jS21j for input bias tee (found on cell 1) illustrating return losses (jS11j
and jS22j) less than -20 dB over band 4-18GHz and jS21j very close to 0 dB
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Figure A.2: jS11j, jS22j, and jS21j for output bias tee (found on cell 4) illustrating return losses (S11
and S22) less than -20 dB over marjority of band 4-17GHz and S21 very close to 0 dB
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Figure A.3: DC isolation (jS31j and jS32j) for input (cell 1) and output (cell 4) bias tees showing
that very little RF leakage into or out of the system should occur
A.3 TWA Design
The novelty of a traveling wave amplier is that if made small enough, the transistor is a
lumped element in the transmission line model, which is inherently broadband. If this transistor is
100
placed in shunt where the shunt conductance normally is only as a negative resistance, now each
incremental section of transmission line will cause the signal to grow rather than attenuate. Thus
the bandwidth is limited only by the transmission line. This will mean that clever engineering
is required such that the transistor can be integrated seamlessly into a lumped transmission line
model.
In this design, two transmission lines are considered: one for the input signal to the transistors
and one for the transistors' output. To simplify design, the transmission lines were both chosen to
be 50
. This means that no matching is required to get input signal in or output signal out and
both transmission lines, since they have the same lumped component values, will have the same
velocity of propagation ensuring that the devices act in phase. Thus the values need to be found
for the dierent lumped elements of the transmission line model. The primary design limitation is
the capacitance. Recalling the low-order FET model, one can easily envision that the input signal
line will have Cgs of the transistor as its capacitance while the output signal line will use Cds for
its capacitance. However, since these two values are not equal, an additional capacitor (Cext) must
be added in parallel with Cds such that Equation A.1 is satised.
Cgs = Cds + Cext (A.1)
To calculate the inductance required, it is well known that the characteristic impedance of
the line is found using the Equation A.2. However, since the capacitance can vary depending on the
transistor geometry, the problem is still not constrained. The nal piece is that the transmission line
model has a shape similar to a low pass lter, whose equation is given by Equation A.3. Choosing
an upper frequency for the corner or 3 dB frequency of this lter gives a maximum capacitance
value and the inductor value follows. As a note, a variety of means exist to design this inductor,
one of the more common being Stanford Spiralcalc [100].
Z0 =
r
L
C
(A.2)
101
f0 =
1
2
p
LC
(A.3)
A.4 Cell Impact On Design
As mentioned above, a cell is a single lumped element section of transmission line which
contains a single transistor. A stage is all of the cells which are connected to the same DC voltage.
As Pozar [101] points out, the gain of a distributed amplier which increases based on the number
of cells has the fundamental principle of going to zero as the number of cells goes to innity because
of the exponential decay of the signal along the input line causing later ampliers to have no signal
to amplify. For this design, a stage of 1-8 cells was rst analyzed. The performance of a stage of 2
cells is shown in Figure A.4. One can see that the stage has gain, but it is only slightly greater than
unity. Figure A.5 shows how the gain varies with the number of cells. Given these gain patterns
and the unspecied but generally desired characteristic of gain atness, a 4 cell stage amplier
seems best. However, there exists the potential that a single stage of 8 cells performs better than 2
stages of 4 cells. In fact, the 2 stages of 4 cells performs better as shown in Figure A.6. Taking this
discovery a step further, the question of performance dierence between a single stage of 4 cells or
2 stages of 2 cells. This question is answered by Figure A.7, which shows that a single stage of 4
cells performs better than a cascade of 2 stages of 2 cells.
Based on Figures A.5-A.7, a stage of 4 cells was chosen. The assembled stage has S-parameters
shown in Figure A.8. This stage has gain from 4.59 - 7.25 dB (gain atness of 2.66 dB) as seen
from S21 and a standing wave whose frequency ( 6:2GHz corresponds to the length of the stage,
indicating that there is a mismatch at the ports. However, since the design is for 50
, it is
advantageous to leave the design as is so that multiple stages can be cascaded.
A.5 Complete Design
The die area aorded for this project was 2.5mm by 2.5mm. This meant that a 4-cell stage
could be used, but had be optimized for space to allow for tting width. This also meant that up
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Figure A.4: jS11j, jS22j, and jS21j for a distributed amplier consisting of 2 cells showing notably
that this amplier has gain, but not much
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Figure A.5: Gain (jS21j) comparisons for distributed ampliers of varying size (number of cells).
Signicant improvement is shown going from 1 to 4 cells, but after that the increases in gain are
less substantial and decrease gain atness over band of 4-18GHz.
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Figure A.6: Direct comparison of two dierent ways to congure 8 cells, 1 stage of 8 as compared
to 2 stages of 4. The 2-stage design clearly has more gain at all frequencies from 2-20GHz.
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Figure A.7: Direct comparison of two dierent ways to congure 4 cells, 1 stage of 4 as compared
to 2 stages of 2. Unlike the two congurations of 8, the 1-stage conguration has higher gain over
design bandwidth of 4-18GHz.
to three stages could be used. Three stages was chosen due to its superior gain (shown in Figure
A.9) as well as its superior space utilization (shown in Figure A.10).
104
2 4 6 8 10 12 14 16 18 20−40
−30
−20
−10
0
10
Frequency (GHz)
G
a i
n  
( d B
)
 
 
S11
S22
S21
Figure A.8: S-parameters for nal stage topology indicating that the stage has fair gain (4.59-
9.78 dB) and a standing wave of  6:2GHz, which corresponds to the stage length
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Figure A.9: Graph showing how the number of stages contributes to the overall gain of the amplier
The clear advantage to the increase in stages is the improvements in gain made in each
subsequent addition; however, it is also readily clear that the gain atness worsens with each
gain improvement. This is obviously due in part to the fact that comparing frequencies where
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Figure A.10: Amplier as laid out with 3 stages, 4 cells per stage, which has good real estate usage
on the 2.5mm x 2.5mm allotted area
gain is larger or smaller, smaller times smaller is much smaller than the larger gains cascaded.
However, it is also most likely in part to the cell's impedance not being exactly 50
 as seen by the
standing waves in Figure A.11 and to a much lesser degree the blocking capacitors between stages
could be aecting the total circuit's performance. Nonetheless, the circuit performs well. It is of
interest to note that although S22 has not changed in shape much going from 1-stage to 3-stages,
its magnitude has gone up considerably, while S11 has acquired possibly another standing wave,
seemingly indicating that after amplication the signal is reecting back through S12 adding the
second standing wave.
A.6 Completed Design Ratings And Other Performance
Now that the amplier has been designed, it is worthwhile to examine a few other specica-
tions and then make a list of design ratings. The rst specication that is interesting to look at is
stability. Several dierent methods exist to investigate stability, including stability circles [102], the
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Figure A.11: S-parameters for the completed amplier including bias tees, input and output lines,
and blocking capacitors between stages
K {  test [103], and K and B1 factor analysis [104]. On the designed amplier, the last method
was used to determine stability. The criteria for unconditional stability is that both
K > 1 (A.4)
and
B1 > 0: (A.5)
This analysis was performed on the designed circuit and the circuit was found to be uncon-
ditionally stable, as evidenced by Figure A.12. In the gure, K ranges from  200 to over 1000
(truncated by simulator), and B1 ranges from  0:8 to  1:0 over the frequency range.
The next item of interest, although not specied is noise gure for the amplier. Since noise
is predominantly due to resistances, of which there are quite a few in this amplier, a large noise
gure was expected. However, noise analysis of the circuit showed that the noise gure for the
device, seen in Figure A.13 is not horrible dipping below 3 dB midband and always less than 6 dB
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Figure A.12: Graph of K and B1 stability factors for the complete amplier showing that the
amplier is unconditionally stable at all frequencies (i.e. K > 1 and B1 > 0 at all frequencies)
over the frequency range. Given the standing waves seen earlier, it is plausible that this noise
gure could be engineered to be even lower, though it seems unlikely that this would ever make
a good low-noise amplier due to the fundamental necessity for resistors and their aect on noise
previously mentioned.
The next item of interest is the linearity in the gain of the amp, or its 1 dB compression
point. Since the gain of the amplier is not perfectly at, the amplier should experience dierent
compression points for dierent frequencies. Four frequencies were considered based on the gain
plot of Figure A.11: 4GHz, 8.5GHz, 14.4GHz, and 18GHz. The output power as a function of
input power is shown in Figure A.14. It is easily seen that all of these frequencies are relatively
linear between -20 and -15 dBm input power, and all frequencies fall o before 2 dBm of input power.
Table A.1 presents the input and output powers at the 1 dB compression point for the four dierent
frequencies. These compression points show a strong dependence on frequency, although the exact
nature of that dependence is not quite clear. The highest output power comes at the frequency
with the highest gain, and the lowest output power comes at the frequency with the lowest gain;
however, the second lowest gain corresponds to the second highest output power. Furthermore, the
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Figure A.13: Noise gure for the completed amplier showing that midband and complete band
noise gure (< 3 dB and < 6 dB respectively) are not bad, but as designed not suciently good for
use as a low noise amplier
highest output power at compression and the lowest output power at compression both correspond
to roughly the same input power. All in all, except for the confusing behavior at 14.4GHz (which
was chosen specically because there is some strange behavior causing a local minima in gain) the
amplier seems to work well, having a 1 dB compression point near 9 dBm output power.
Table A.1: Comparison of 1 dB compression point powers for dierent frequencies
Frequency
Pin at Pout at
compression compression
4.0GHz -6.0 dBm 12.54 dBm
8.5GHz -8.6 dBm 8.95 dBm
14.4GHz -6.6 dBm 4.90 dBm
18.0GHz 0.0 dBm 11.88 dBm
The last thing examined about this amplier is how much power it should be able to handle.
Novice engineers often neglect to examine things such as current handling capabilities for bias lines
or power that a resistor is expected to dissipate, so for completeness they are discussed here. The
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Figure A.14: Graph showing how gain rolls o for the amplier at four dierent frequencies, 4.0GHz,
8.5GHz, 14.4GHz, and 18.0GHz
bias lines for this amplier are designed to handle up to 18mA of DC current, while the bias current
for a single section of line is expected to be 14-16mA for a 5VDC bias (the gate bias current is
negligible). The resistors are sized to handle 6mA of current a piece, which considering resistive
losses (I2R) comes to 1.8mW or 2.55 dBm. Although some sources state that one-half of the RF
power goes into the 50
 termination of the output transmission line [97], Figure A.15 shows that
for a given stage, for an input of -1 dBm on the input port (Port 1), the power present on the
terminated drain port (Port 3) is a strong function of frequency. Furthermore, a standing wave
seems to appear corresponding again to the length of the stage. This then is more in line with
sources that say that there is \also a backward traveling wave component on the drain line, but
the individual contributions to this wave will not be in phase" [105] so one should not expect half
the RF power to be dissipated in the drain termination. Since the calculated maximum dissipated
power is 2.55 dBm and Figure A.15 shows 2.32 dBm of power dissipated for -1 dBm input power,
this can be assumed to be maximum power, so the power out of this stage (Port 2) is the maximum
power out for the amplier, 6.23 dBm. When viewed in context with the gain of two stages cascaded
and the 1 dB compression point data gathered above, the conclusion is that -6.0 dBm is the limit
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for input power to the amplier as a hole in order to maintain both linear gain and the amplier's
safety based on power (disregarding any safety margins).
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Figure A.15: Graph of how much gain is present from the input port to all other ports within a
single stage of the distributed amplier.
Thus the overall behavior of the amplier can be summarized as follows:
  Design Frequency Range: 4-18GHz
  Gain - 17.7 dB  4.57 dB
  P1dB - 5 dBm or better output power
  Maximum Input Power - -6.0 dBm
  Midband Noise Figure - < 3 dB
  DC Power Consumption -  250mW at VD = 5V
A.7 Summary
A distributed amplier with bandwidth from 4-18GHz was designed. This design was imple-
mented in several stages including selection of number of transistors per stage, number of stages,
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bias tee design, and matching design. The nal design consists of 4 transistors per stage whose
size allows for 50
 transmission lines both for the input (gate) and the output (drain). The four
transistors per stage allowed for a reasonable amount of gain atness, while the three stages allowed
for relatively high gain (20 dB). The noise level was better than 3 dB at it's best and better than
6 dB for the entire band.
One incredibly interesting behavior was noted during this design process. This behavior was
the incredibly odd gain of a single cell (single transistor aligned in distributed amplier congura-
tion). This behavior is shown in Figure A.16. Since the transistor is an active device, a single cell
is expected to have gain. However, Figure A.16 shows that the single cell actually causes between
3 and 7 dB of attenuation. Previously it was shown that if the number of cells is at least 2, there is
gain greater than unity which increases with each subsequent cell (to a limit as discussed in [101]),
so this single cell behavior truly is a conundrum. Should this single cell behavior be better un-
derstood and engineered, it is feasible that the amplier overall could have dramatically improved
performance. At this point, the diminutive size of the transistor in order to obtain the capacitance
desired (4 gates of width 14um for an active area of 64 square um, which is well below the 6 gates
of width 50 um or 300 square um default for a device) is the leading candidate for the cause of this
phenomena, but further investigation is warranted.
Several lessons were learned throughout this design process. The rst is that despite designing
each transistor cell for 50
, a standing wave was seen in almost all the results. This implies that
although each stage is matched well to each other, the actual value deviates from 50
. This
phenomena needs to be understood should a second design iteration be warranted, especially if the
technique of stepped impedance cells or stages is to be implemented. This leads into the second
observation that although a unilateral transistor model was assumed, perhaps a bilateral model
is necessary to both achieve better performance and achieve better matching. The nal lesson
learned was that the gain of a distributed amplier is relatively at over a broad bandwidth, so one
should take care in ensuring that matches to terminations and other factors be carefully monitored
throughout the process to ensure that the gain doesn't encounter problems prior to the intrinsic
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Figure A.16: S-parameters for a single cell showing the odd behavior of jS21j being between -3 and
-7 dBm where some value larger than 0 dBm is expected since the cell has a transistor congured
to be an amplier within it
roll-o of the conguration [106]. Nonetheless, this architecture showed itself to be robust and
versatile, with a relatively low noise gure and a good gain over a broad bandwidth. Improvements
should be sought in maximum output power and compression if possible.
